Switched Mode Power Supply

Similar documents
Monolithic CMOS Power Supply for OLED Display Driver / Controller IC

Feedback: Part A - Basics

RGB Encoder For the availability of this product, please contact the sales office. VIDEO OUT Y/C MIX DELAY CLAMP

CXA1645P/M. RGB Encoder

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

PESIT Bangalore South Campus

Lecture 3, Opamps. Operational amplifiers, high-gain, high-speed

RF V W-CDMA BAND 2 LINEAR PA MODULE

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

GS1881, GS4881, GS4981 Monolithic Video Sync Separators

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

ECEN620: Network Theory Broadband Circuit Design Fall 2014

FMS3810/3815 Triple Video D/A Converters 3 x 8 bit, 150 Ms/s

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

CHAPTER 3 SEPARATION OF CONDUCTED EMI

Communication and Computer Engineering ( CCE ) Prepared by

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

WINTER 15 EXAMINATION Model Answer

A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE)

American Power Design, Inc.

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science

PEP-I1 RF Feedback System Simulation

The high-end network analyzers from Rohde & Schwarz now include an option for pulse profile measurements plus, the new R&S ZVA 40 covers the

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte

NJU7241 Series. High-Precision LDO 60mA C-MOS Voltage Regulator with Standby TERMINAL DESCRIPTION PACKAGE OUTLINE

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC

Simulation of DFIG and FSIG wind farms in. MATLAB SimPowerSystems. Industrial Electrical Engineering and Automation.

Specifications. Reference Documentation. Performance Conditions

A MISSILE INSTRUMENTATION ENCODER

Datasheet SHF A

King Fahd University of Petroleum and Minerals Electrical Engineering Department 1. Homework 5 - SOLUTION KEY

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Very low-noise, high-efficiency DC-DC conversion circuit

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications

Understanding. Here s an examination of high-frequency pathological signal transmission issues in today s high-bandwidth equipment.

Analog Circuits Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras. Module - 04 Lecture 12

Maintenance/ Discontinued

DESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP BASED ON SIGNAL FEED THROUGH SCHEME

Dual Slope ADC Design from Power, Speed and Area Perspectives

Product Specification PE613010

Advanced Test Equipment Rentals ATEC (2832)

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC

Parametric Optimization of Clocked Redundant Flip-Flop Using Transmission Gate

Asynchronous Design for Analogue Electronics. Alex Yakovlev

Lecture 17 Microwave Tubes: Part I

DATASHEET EL4583A. Features. Applications. Pinout. Ordering Information. Sync Separator, 50% Slice, S-H, Filter, HOUT. FN7503 Rev 2.

HIGH VOLTAGE SWITCH PERFORMANCE OF THE EIMAC X-2159 TETRODE ABSTRACT

Sensor Development for the imote2 Smart Sensor Platform

LOW POWER LEVEL CONVERTING FLIP-FLOP DESIGN BY USING CONDITIONAL DISCHARGE TECHNIQUE

Troubleshooting EMI in Embedded Designs White Paper

Interpolated DDS Technique in SDG2000X October 24, 2017 Preface

psasic Timing Generator

SatLabs Recommendation for a Common Inter-Facility Link for DVB-RCS terminals

Obsolete Product(s) - Obsolete Product(s)

PMP15002 Test Results

TMC3503 Triple Video D/A Converter 8 bit, 80 Msps, 5V

LED driver architectures determine SSL Flicker,

Chapter 5 Flip-Flops and Related Devices

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

ML6428. S-Video Filter and 75Ω Line Drivers with Summed Composite Output. Features. General Description. Block Diagram Σ BUFFER.

FDTD_SPICE Analysis of EMI and SSO of LSI ICs Using a Full Chip Macro Model

P.Akila 1. P a g e 60

ECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals

Integrated Circuit for Musical Instrument Tuners

GHZ to 43.5 GHz envelope detector

A Power Efficient Flip Flop by using 90nm Technology

Why Engineers Ignore Cable Loss

STEVAL-ISA001V1. 6W Dual Output Supply using VIPer12A. Features. Blue angel. Applications

Obsolete Product(s) - Obsolete Product(s)

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

EL4583. Features. Sync Separator, 50% Slice, S-H, Filter, H OUT. Applications. Ordering Information. Pinout FN Data Sheet March 28, 2013

DATASHEET EL1883. Features. Applications. Ordering Information. Demo Board. Pinout. Sync Separator with Horizontal Output. FN7010 Rev 2.

Precise Digital Integration of Fast Analogue Signals using a 12-bit Oscilloscope

DIGITAL ELECTRONICS MCQs

CVOUT Vcc2 TRAP SWITCH Y/C MIX INTERNAL TRAP DELAY LPF LPF SIN-PULSE NPIN SCIN

Pre-emphasis Buffer modeling

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

Matthew Reid Powell. A uthor... Department of Electrical Engineering and Computer Science March 12, 2004

TEST REPORT T&M Research Products, Inc. Model W11K20-3.5s Ω by M. E. Gruchalla PE, December 6, 2008

COHERENCE ONE PREAMPLIFIER

4-Channel Video Reconstruction Filter

BGA2022, RX mixer 880, 1950 and 2450 MHz

Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series

T sors, such that when the bias of a flip-flop circuit is

Low-Noise Downconverters through Mixer-LNA Integration

BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved

Experiment 9 Analog/Digital Conversion

BTV Tuesday 21 November 2006

CAT Channel Ultra High Efficiency LED Driver with 32 Dimming Levels

ST2225A. LED Display Driver. Version : A.025 Issue Date : 2001/11/26 File Name Total Pages : 12. : SP-ST2225A-A.025.doc

United States Patent (19) Mizomoto et al.

Modify the UL40-S2 into a Super-Triode amplifier. Ir. Menno van der Veen

Transcription:

Switched Mode Power Supply (DC/DC buck converter) 1-Why use a DC/DC converter? 2-Architecture 3-Conduction modes Continuous Conduction Mode Discontinuous Conduction Mode 4-Stability Voltage Mode Current Mode Modulator transfer function Filter transfer function Compensator transfer function Overall transfer function 5-Efficiency 6-Characteristics Marc Sabut - STMicroelectronics 1

Marc Sabut - STMicroelectronics 2

Why use a DC/DC converter? The SMPS converts the battery voltage to a lower voltage with high efficiency. That is, little power is lost in the converter itself. An SMPS output voltage of only 100mV above the LDO output voltage is sufficient for the LDO to perform normally. Thus, the LDO efficiency is in turn greatly improved. The role of the LDO is to filter the output voltage ripple produced by the SMPS. VbatPow 3.6V SMPS SMPS OUT LDO LDO OUT RF 1.2V GndPow Marc Sabut - STMicroelectronics 3

Switched Mode Power Supply (DC/DC buck converter) 1-Why use a DC/DC converter? 2-Architecture Marc Sabut - STMicroelectronics 4

Architecture Buck or down converter: output voltage is lower than the battery voltage. The following basic blocks combine to form a complete DC/DC converter: - Ramp generator - Error amplifier - Pulse Width Modulator - Control logic - Output filter Vmod All elements can be integrated except the output filter which is made up of an external inductor (some microh) and capacitors (some microf). A parameter to keep in mind for integration purpose is the thickness of these components which must be compatible with the package. Marc Sabut - STMicroelectronics 5

Architecture The error voltage is compared to the ramp voltage to produce a PWM signal which in turns set on or off the output power transistors. When the output voltage becomes lower than the reference voltage, the error signal increases so does the duty cycle of the PWM signal. Therefore, the power Pmos transistor is acting more frequently than the Nmos leading to a higher output current. Marc Sabut - STMicroelectronics 6

Architecture Vbat Pmos ON Pmos OFF The modulator output is a rectangular wave. This rectangle is averaged by the output filter and applied to the load. Vmod Vbat Ton T Toff t The duty cycle is defined as : D = T on T on + T off Marc Sabut - STMicroelectronics 7

Architecture The output DC voltage is therefore the average of the rectangular pulse waveform, or: V out = 1 T න 0 T V mod t dt = 1 t on T න Vbat dt = t on 0 T V bat V out = DV bat Where D is the duty cycle of the output and is defined as the time the output is connected to Vbat divided by the period of the witching frequency. Notice that the frequency of the ramp signal determines the frequency of the modulator output, which is the switching frequency of the converter. Marc Sabut - STMicroelectronics 8

Switched Mode Power Supply (DC/DC buck converter) 1-Why use a DC/DC converter? 2-Architecture 3-Conduction modes Continuous Conduction Mode Discontinuous Conduction Mode Marc Sabut - STMicroelectronics 9

Continuous conduction mode High current Iout Iself Iself > 0 t Iout Iself = 0 t Low current Iout Iself < 0 t Marc Sabut - STMicroelectronics 10

Vmod Continuous conduction mode Vbat T DTs (1-D)Ts Iself Iout (Vbat-Vout)/L (-Vout)/L I L I=0 Icapa Vout Imax Imin V DTs/2 (1-D)Ts/2 V OUT Marc Sabut - STMicroelectronics 11

Continuous conduction mode Current ripple: I L = V bat V out L DTs = V bat 1 D D L. F s Voltage ripple: V out = 1 C න 0 V out = (1 D)V bat LC DTs/2 (1 D)V bat L ( DTs 2 )2 2 1 V out = V bat 2 D(1 D) 8LCF S 1 D Ts/2 DV bat t dt + න t dt 0 L + DV bat LC (1 D) 2 Ts 2 2 2. 2 Marc Sabut - STMicroelectronics 12

Discontinuous conduction mode Iself High current Iout t Low current Iout t Marc Sabut - STMicroelectronics 13

Vmod Discontinuous conduction mode Vbat T DTs (1-D)Ts Iself Iout (Vbat-Vout)/L (-Vout)/L I L Iout=0 Icapa Imax I=0 Imin Marc Sabut - STMicroelectronics 14

Switched Mode Power Supply (DC/DC buck converter) 1-Why use a DC/DC converter? 2-Architecture 3-Conduction modes Continuous Conduction Mode Discontinuous Conduction Mode 4-Stability Voltage Mode Current Mode Modulator transfer function Filter transfer function Compensator transfer function Overall transfer function Marc Sabut - STMicroelectronics 15

Voltage mode regulation Vref Gain Ramp generator Compensation Network H2(p) Vramp Verror PWM Vmod LC filter H1(p) Vout This scheme comprises an error amplifier, a PWM modulator and an LC filter. It also includes a compensation network around the error amplifier to make the loop stable. This compensation network contains at least one pole and two zeros (to cope with the second order pole of the LC filter), the ultimate goal being to obtain a closed loop transfer function equivalent to a first order system. Marc Sabut - STMicroelectronics 16

Current mode regulation Vref Gain Ramp generator Compensation Network H2(p) Vramp PWM Vmod Iself LC filter H1(p) Vout In this kind of regulation, the inductor current is just subtracted to the output of the compensation network. This second internal loop helps to stabilize the system by forcing the loop to behave like a first order system in high frequency Marc Sabut - STMicroelectronics 17

Modulator transfer function Of the three blocks that make up the buck converter, the modulator is the only one with no frequency dependence. The modulator is basically a voltage-controlled rectangle wave generator. Vramp Verror Vmod Vbat Ton T Toff Thus, the duty cycle can be expressed as: D = T on T on + T off = V error V ramp Marc Sabut - STMicroelectronics 18

Modulator transfer function The modulator transfer function is the change in the average value of Vmod divided by a change in the error voltage: A mod = d V mod dv error = dv out dv error = d DV dv bat = d error dv error A mod = V bat V ramp V error V ramp V bat This is the gain of the modulator. In reality, this block has also time delays which cause phase shift. However, this phase shift usually is not a problem for the calculation of loop gain and phase and can be neglected in a first step. It will be addressed later in the design phase through transient simulation. (or by use of more advanced SPECTRE RF simulation). Marc Sabut - STMicroelectronics 19

Filter transfer function The modulator provides a pulse train, bounded by the battery voltage, whose duty cycle is determined by an applied control voltage. The output filter performs the averaging function that converts this pulse train into the output voltage of the converter. The cut-off frequency of the filter must therefore be an order of magnitude lower than the switching frequency. Because the goal of a dc/dc converter is to have high efficiency, the output filter consists of reactive components which do not dissipate power. This filter operates as a low pass filter in the frequency domain and is as simple as a second-order LC filter terminated by the load resistance. Therefore, the load resistance is a critical component of the filter and must be known in order to predict the filter s performance, the loop response and the stability of the converter. Marc Sabut - STMicroelectronics 20

Filter transfer function Ideal LC filter Marc Sabut - STMicroelectronics 21

Filter transfer function LC filter with parasitic Marc Sabut - STMicroelectronics 22

Filter transfer function At the cutoff frequency 1 the phase shift of -180dg is very sharp in an ideal filter and is somewhat LC smoothed in a real filter. These series resistances (usually referred to as ESR) in both the inductor and the output capacitor help to stabilize the loop. The gain slope is 40 db per decade of frequency increase above the LC cutoff frequency. From these considerations, we guess that two zeros have to be inserted in the loop to compensate for this brutal phase shift. The filter transfer function is then at first order: A filter = H 2 p = 1 1+ L R p+lcp2 Marc Sabut - STMicroelectronics 23

Compensator transfer function This chapter describes the design of the compensator for the voltage mode buck converter. The error amplifier has to amplify the difference between the reference voltage and the output voltage with sufficient accuracy (i.e. low static error). Its compensation network must also compensate for the 180dg phase shift of the LC filter in order to make the system stable (i.e. behaves like a derivator around the filter resonance frequency). Additionally, it must ensure sufficient bandwidth for the overall loop. Marc Sabut - STMicroelectronics 24

Compensator transfer function Vout Verror R 0 Compensator schematic Ro is inserted to set the DC level on node Vout: V out = 1 + R 1 R 0 V ref The compensator DC gain is then: Gain DC = R0 R0+R1. Gain opa Marc Sabut - STMicroelectronics 25

Compensator transfer function Vout Verror R 0 The compensator transfer function is then: Assuming an ideal opamp: A compensator = H 1 p = Compensator schematic A compensator = H 1 p = V error V out 1 R1 C1 + C2 p. 1 + R2 C2p (1 + R1 + R3 C3p) C1 C2 1 + R2 C1 + C2 p (1 + R3 C3p) Marc Sabut - STMicroelectronics 26

Compensator transfer function Gain opa =64dB R0/(R0+R1)=-11.5dB Gain DC =52.5dB Zero1 Zero2 Pole1 Pole2 Zero1: 1/R2.C2 Zero2: 1/R1.C3 (R3<<R1) Fu Fu : 1/R1.C2 (C1<<C2) Pole1: 1/R3.C3 Pole2: 1/R2.C1 (C1<<C2) Marc Sabut - STMicroelectronics 27

Compensator transfer function f<z1 : integrator p1 < f < p2: gain R3 z1 < f < z2 : c c gain p2 < f : c integrator z2 < f < p1: derivator Marc Sabut - STMicroelectronics 28

Overall transfer function Verror Vmod Vout Rload A mod = V bat V ramp H 2 p = 1 H 1 p 1 = R1 C1 + C2 p. 1 + R2 C2p (1 + R1 + R3 C3p) C1 C2 1 + R2 C1 + C2 p (1 + R3 C3p) 1 + L R p + LCp2 Marc Sabut - STMicroelectronics 29

Overall transfer function A classical strategy for placing the poles and zeros is demonstrated here. Besides deciding where to place the poles and zeros, the compensator gain also determines the crossover frequency of the loop. First, the loop crossover frequency has to be chosen and is based on the switching frequency and the desired loop transient response. Although the selection of the filter components have not been discussed, they are mainly chosen based on dynamic issues in the circuit design. Remember that the current ripple (respect. the voltage ripple) is inversely proportional to the L value (respect. to the LC product). Usually, the output inductor and capacitor are decided before the compensator design is started. The ESR(Electrical Serial Resistor) of these components have to be taken into account due to their impact on the efficiency and the stability of the loop. The roll-off behavior C=f(V) and the inductor saturation current L=f(IL) have also to be considered. (i.e. the inductance must be compatible with the maximum current involved). Marc Sabut - STMicroelectronics 30

Overall transfer function Step 1: Calculate the resistor R0 V ref Iref Given a current consumption Iref through R0: R 0 = Step 2: Calculate the Resistor Divider Values R 1 = R 0 V out Vref 1 Step 3: Calculate the filter s resonant frequency f LC = 1 2π LC Step 4: Place a first zero slightly below the filter s resonant frequency 1 C 3 = 2π. 0,9. f LC R 1 Step 5: Place a pole at the crossover frequency 1 R 3 = 2π. f crossover C 3 Marc Sabut - STMicroelectronics 31

Overall transfer function Step 6: Calculate the required gain of the compensator at the desired crossover frequency 1 H 1 (f crossover ) = A mod. H 2 (f crossover ) Step 7: Set the gain of the compensator R 2 = R 1 R 3. H 1 (f crossover ) (Note that at this frequency, the system behaves like an amplifier with a gain of R2/R3) Step 8: Place a second zero just below the filter resonance 1 C 2 = 2π. 0,9. f LC R 2 Step 9: Place a second pole about a decade above the crossover frequency 1 C 1 = 2π. 10. f crossover R 2 Marc Sabut - STMicroelectronics 32

Overall transfer function Marc Sabut - STMicroelectronics 33

Switched Mode Power Supply (DC/DC buck converter) 1-Why use a DC/DC converter? 2-Architecture 3-Conduction modes Continuous Conduction Mode Discontinuous Conduction Mode 4-Stability Voltage Mode Current Mode Modulator transfer function Filter transfer function Compensator transfer function Overall transfer function 5-Efficiency Marc Sabut - STMicroelectronics 34

Efficiency Since the battery provides an average current of Iout during the time D.Ts (and nothing during the remaining time (1-D).Ts ), its average current along a period Ts is: I BAT = I OUT. D. T s T S = I OUT. D The power provided by the battery can then be expressed as: P BAT = V BAT. I BAT = V BAT.D. I OUT The output power is given by: P OUT = V OUT. I OUT = D. V BAT. I OUT In case of an ideal DC/DC converter, the efficiency can then be expressed as: Efficiency = P OUT P BAT = 1 Of course, in a real world, some losses deteriorate the efficiency. Marc Sabut - STMicroelectronics 35

Efficiency Three kinds of losses degrade the efficiency of an SMPS. 1-Joules losses: They are due to the current which flows through the resistive path. output power Pmos : P pmos = Ron pmos. Iout 2.D output power Nmos : P nmos = Ron nmos. Iout 2.(1-D) ESR inductor: P esrl = R esrl. Iout 2 ESR capacitor: usually negligible Example: Vbat=3V Vout=1.5V Iload=20mA, Ronp=0.96Ω, Ronn=0.53Ω, ResrL=1.5Ω, ResrC=5mΩ output power Pmos : P pmos = 192 uw output power Nmos : P nmos = 106uW ESR inductor: P esrl = 600uW P joule = (Ron pmos. D + Ron nmos. 1 D + R esrl ). Iout 2 Marc Sabut - STMicroelectronics 36

Efficiency 2-Switching losses: They originate from the charging(discharging) of the parasitic capacitors associated with each device. Vdd 2 Dynamic power in switched capacitor system: Vdd. I Vdd. C. Vdd Fs Pdyn Re q. Phase 1 Phase 2 P switch = 2. C gdp + C gdn + C db + C gs + C gb. V BAT 2. F s Marc Sabut - STMicroelectronics 37

Efficiency 2-Switching losses: Example: Cgs: NMOS +PMOS grid/source capacitor Cgb: NMOS +PMOS grid/bulk capacitor Cdb: NMOS +PMOS drain/bulk capacitor Cgd: NMOS +PMOS grid/drain capacitor P switch = 840uW : Cgs=2.51pF : Cgb=2.71pF : Cdb=2.8pF : Cgd=1.88pF 3-Quiescent losses: This comes from the bias current of each stage. P quies = I q. V BAT Example: Iq=200uA, Vbat=3V P quies =600uW 4-Efficiency: Ƞ = Example: Pout=60mW Ƞ = 96% P OUT P quies +P switch +P joule +P OUT Marc Sabut - STMicroelectronics 38

Efficiency Iout Marc Sabut - STMicroelectronics 39

Switched Mode Power Supply (DC/DC buck converter) 1-Why use a DC/DC converter? 2-Architecture 3-Conduction modes Continuous Conduction Mode Discontinuous Conduction Mode 4-Stability Voltage Mode Current Mode Modulator transfer function Filter transfer function Compensator transfer function Overall transfer function 5-Efficiency 6-Characteristics Marc Sabut - STMicroelectronics 40

Characteristics The various operating requirements are namely: - Battery voltage (Vbat) - Output voltage (Vout) - Output current range (Iout some ma) - Maximum output voltage ripple (Vripple some mv) - Clocking frequency (Fck some MHz) Notice that in RF design, the clock frequency must be chosen carefully depending on some spectrum specifications. Some additional requirements: - Load regulation : precision of output voltage while output current is changing - Load transient : response to an output current step - Line regulation : precision of output voltage while battery voltage is changing - Line transient : response to a battery voltage step - Efficiency (quiescent current) - Startup time Marc Sabut - STMicroelectronics 41

Characteristics Load transient : response to an output current step Vbat DC/DC converter Vout VOUT Some tens of mv Marc Sabut - STMicroelectronics 42

Characteristics Load regulation : precision of output voltage while output current is changing Vbat DC/DC converter Vout Iout Marc Sabut - STMicroelectronics 43

Characteristics Line transient : response to a battery voltage step Vbat DC/DC converter Vout VOUT Some tens of mv Marc Sabut - STMicroelectronics 44

Characteristics Line regulation : precision of output voltage while battery voltage is changing Vbat DC/DC converter Vout Vbat Marc Sabut - STMicroelectronics 45

Patent 1 et 2 Marc Sabut - STMicroelectronics 46

To add Boucle locale _ boucle globale _ Article de geelen Marc Sabut - STMicroelectronics 47