Suverna Sengar 1, Partha Pratim Bhattacharya 2

Similar documents
Performance Analysis and Behaviour of Cascaded Integrator Comb Filters

Effect of Compensation and Arbitrary Sampling in interpolators for Different Wireless Standards on FPGA Platform

A review on the design and improvement techniques of comb filters

DDC and DUC Filters in SDR platforms

International Journal of Engineering Research-Online A Peer Reviewed International Journal

Multirate Digital Signal Processing

Design on CIC interpolator in Model Simulator

Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application

FPGA Implementation of Optimized Decimation Filter for Wireless Communication Receivers

Multirate Signal Processing: Graphical Representation & Comparison of Decimation & Interpolation Identities using MATLAB

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

Design & Simulation of 128x Interpolator Filter

An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter

FPGA Realization of Farrow Structure for Sampling Rate Change

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

OPTIMIZED DIGITAL FILTER ARCHITECTURES FOR MULTI-STANDARD RF TRANSCEIVERS

ECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals

Design of Multistage Decimation Filters Using Cyclotomic Polynomials: Optimization and Design Issues Massimiliano Laddomada, Member, IEEE

LogiCORE IP CIC Compiler v2.0

DESIGN OF INTERPOLATION FILTER FOR WIDEBAND COMMUNICATION SYSTEM

NON-UNIFORM KERNEL SAMPLING IN AUDIO SIGNAL RESAMPLER

LogiCORE IP CIC Compiler v3.0

A MULTIPLIERLESS RECONFIGURABLE RESIZER FOR MULTI-WINDOW IMAGE DISPLAY

Analog Reconstruction Filter for HDTV Using the THS8133, THS8134, THS8135, THS8200

REPORT DOCUMENTATION PAGE

Design of an Error Output Feedback Digital Delta Sigma Modulator with In Stage Dithering for Spur Free Output Spectrum

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number:

A Parallel Area Delay Efficient Interpolation Filter Architecture

Memory efficient Distributed architecture LUT Design using Unified Architecture

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

Removal of Decaying DC Component in Current Signal Using a ovel Estimation Algorithm

Rounding Considerations SDTV-HDTV YCbCr Transforms 4:4:4 to 4:2:2 YCbCr Conversion

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)

Sensor Development for the imote2 Smart Sensor Platform

Techniques for Extending Real-Time Oscilloscope Bandwidth

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

Intro to DSP: Sampling. with GNU Radio Jeff Long

RECOMMENDATION ITU-R BT (Questions ITU-R 25/11, ITU-R 60/11 and ITU-R 61/11)

Digital Audio: Some Myths and Realities

An MFA Binary Counter for Low Power Application

Course Web site:

LUT Optimization for Memory Based Computation using Modified OMS Technique

Designing Filters with the AD6620 Greensboro, NC

Region Adaptive Unsharp Masking based DCT Interpolation for Efficient Video Intra Frame Up-sampling

Design and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture

Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method

Distributed Arithmetic Unit Design for Fir Filter

Module 8 : Numerical Relaying I : Fundamentals

STANDARDS CONVERSION OF A VIDEOPHONE SIGNAL WITH 313 LINES INTO A TV SIGNAL WITH.625 LINES

Keywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532

FPGA Hardware Resource Specific Optimal Design for FIR Filters

Clock Jitter Cancelation in Coherent Data Converter Testing

A High- Speed LFSR Design by the Application of Sample Period Reduction Technique for BCH Encoder

EMBEDDED ZEROTREE WAVELET CODING WITH JOINT HUFFMAN AND ARITHMETIC CODING

An Lut Adaptive Filter Using DA

Journal of Theoretical and Applied Information Technology 20 th July Vol. 65 No JATIT & LLS. All rights reserved.

Adaptive Resampling - Transforming From the Time to the Angle Domain

CHAPTER 4 RESULTS & DISCUSSION

Radar Signal Processing Final Report Spring Semester 2017

Dual Channel, 8x Oversampling DIGITAL FILTER

RECOMMENDATION ITU-R BT Studio encoding parameters of digital television for standard 4:3 and wide-screen 16:9 aspect ratios

Design And Implimentation Of Modified Sqrt Carry Select Adder On FPGA

Experiment 2: Sampling and Quantization

Implementation of Low Power and Area Efficient Carry Select Adder

ENGINEERING COMMITTEE

Efficient Implementation of Multi Stage SQRT Carry Select Adder

Design and Implementation of LUT Optimization DSP Techniques

DIGITAL COMMUNICATION

Robert Alexandru Dobre, Cristian Negrescu

Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series

ANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE

Design of Memory Based Implementation Using LUT Multiplier

Design and Simulation of Modified Alum Based On Glut

Appendix D. UW DigiScope User s Manual. Willis J. Tompkins and Annie Foong

A Low Power Delay Buffer Using Gated Driver Tree

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

The following exercises illustrate the execution of collaborative simulations in J-DSP. The exercises namely a

UTILIZATION OF MATLAB FOR THE DIGITAL SIGNAL TRANSMISSION SIMULATION AND ANALYSIS IN DTV AND DVB AREA. Tomáš Kratochvíl

IC Design of a New Decision Device for Analog Viterbi Decoder

An FPGA Implementation of Shift Register Using Pulsed Latches

Design of Testable Reversible Toggle Flip Flop

Analysis of Different Pseudo Noise Sequences

Mixer Conversion Loss

Implementation and Analysis of Area Efficient Architectures for CSLA by using CLA

Data Converter Overview: DACs and ADCs. Dr. Paul Hasler and Dr. Philip Allen

DESIGN AND ANALYSIS OF COMBINATIONAL CODING CIRCUITS USING ADIABATIC LOGIC

THE USE OF forward error correction (FEC) in optical networks

FFT Laboratory Experiments for the HP Series Oscilloscopes and HP 54657A/54658A Measurement Storage Modules

CMOS Design Analysis of 4 Bit Shifters 1 Baljot Kaur, M.E Scholar, Department of Electronics & Communication Engineering, National

Contents Circuits... 1

A HIGH SPEED CMOS INCREMENTER/DECREMENTER CIRCUIT WITH REDUCED POWER DELAY PRODUCT

FPGA Digital Signal Processing. Derek Kozel July 15, 2017

LUT Design Using OMS Technique for Memory Based Realization of FIR Filter

FX Basics. Time Effects STOMPBOX DESIGN WORKSHOP. Esteban Maestre. CCRMA Stanford University July 2011

Department of Electrical & Electronic Engineering Imperial College of Science, Technology and Medicine. Project: Real-Time Speech Enhancement

PAPER Low Complexity Filter Architecture for ATSC Terrestrial Broadcasting DTV Systems

RF (Wireless) Fundamentals 1- Day Seminar

IN DEPTH INFORMATION - CONTENTS

Transcription:

ISSN : 225-321 Vol. 2 Issue 2, Feb.212, pp.222-228 Performance Evaluation of Cascaded Integrator-Comb (CIC) Filter Suverna Sengar 1, Partha Pratim Bhattacharya 2 Department of Electronics and Communication Engineering, Faculty of Engineering and Technology, Mody Institute of Technology & Science (Deemed University), Lakshmangarh, Dist Sikar, Rajasthan, Pin 332311, INDIA ABSTRACT Multirate filters find application in communication, speech processing, image compression, antenna systems, analog voice privacy systems and in the digital audio industry. The cascaded integrator-comb filter is a digital filter which employed multiplier-less realization. This type of filter has extensive applications in low-cost implementation of interpolators and decimators. The basic principles of the CIC decimation filter are presented in this paper. It combines the cascaded integrator-comb (CIC) multirate filter structure with compensation techniques to improve the filter s passband response. This allows the first-stage CIC decimation filter to be followed by the FIR decimation filter. Simulation results show the gain responses of the CIC filters. Keywords Cascaded Integrator-Comb (CIC) filter, sampling rate conversion, decimation, FIR decimation. 1. INTRODUCTION TO MULTIRATE FILTER Multirate systems [1] are extensively used in all areas of digital signal processing (DSP). Their function is to alter the rate of the discrete-time signals, by adding or deleting a portion of the signal samples. They are essential in various signal processing techniques such as signal analysis, denoising, compression etc. During the last decade, Multirate filters have increasingly found applications in new and emerging areas of signal processing such as digital communications. The cascaded integrator-comb (CIC) [2] filter is a digital filter which is employed for multiplier-less realization of filters. This type of filter has extensive applications in lowcost implementation of interpolators and decimators. However, there are some drawbacks of CIC-filters like pass-band droop in this filter, but they can be eliminated using compensation techniques. 2. CASCADED INTEGRATOR-COMB (CIC) FILTERS The cascaded integrator-comb (CIC) filter is a class of linear phase finite impulse response (FIR) digital filters. CIC-filters achieve sampling rate decrease (decimation) and sampling rate increase (interpolation) without using multipliers. A CIC-filter consists of an equal number of stages of ideal integrator and comb filters. Its frequency response may be tuned by selecting the appropriate number of cascaded integrator and comb filter pairs. The highly symmetric structure of a CIC-filter allows efficient implementation. The disadvantage of a CIC -filter is that its pass-band is not flat, which is undesirable in many applications. This problem can be alleviated by a compensation filter. The transfer function of the CIC-filter in z-domain is given in equation (1) [3]. (1) In Equation (1), K is the oversampling ratio and L is the order of the filter. The filter H(Z) can be implemented by cascading the comb section (1 z -K ) and the integrator section 1/(1 z -1 ). Fig.1. shows the Comb Filter gain response. 222 P a g e

ISSN : 225-321 Vol. 2 Issue 2, Feb.212, pp.222-228 Fig.1. Gain response of the single comb filter for K = 1 and L=1 A very poor magnitude characteristic of the comb filter is improved by cascading several identical comb filters. The transfer function H(z) of the multistage comb filter composed of K identical single-stage comb filters is given by (2) Fig.2. CIC-Filter Gain Responses: single-stage K = 1, two-stage K = 2, three-stage K = 3 and four-stage K = 4 Fig.2. shows how the multistage realization improves the selectivity and the stop-band attenuation of the overall filter: the selectivity and the stop-band attenuation are augmented with the increase of the number of comb filter sections. The filter has multiple nulls with multiplicity equal to the number of the comb sections (K). Consequently, the stop-band attenuation in the null intervals is very high. Fig.3. shows a monotonic decrease of the magnitude response in the pass-band, called the passband droop. Fig.3. CIC-Filter Gain Response: Pass-band droop 2.1 CIC-FILTER FOR SAMPLE RATE CONVERSION The CIC-filters are utilized in multirate systems for constructing digital Up-converter and Downconverter. The ability of comb filter to perform filtering without multiplications is very attractive to be applied to high rate signals. Moreover, CIC -filters are convenient for large conversion factors since the low-pass bandwidth is very small. In multistage decimators with a large conversion factor, the comb filter is the best solution for the first decimation stage, whereas in interpolators, the comb filter is convenient for the last interpolation stage. 2.2 CIC-FILTERS IN DECIMATION The CIC-filters are utilized in multirate systems for constructing efficient decimators and interpolators. The comb filter ability to perform filtering without multiplications is very attractive to be applied to high rate signals. Moreover, CICfilters are convenient for large conversion factors since the low pass bandwidth is very small. The multirate application of comb filters has been proposed first by Hogenauer, and since that time, the so-called Hogenauer filters. A CIC decimator [4] would have N cascaded integrator stages clocked at f s, followed by a rate change by a factor R, followed by N cascaded comb stages running at f s /R. 223 P a g e

ISSN : 225-321 Vol. 2 Issue 2, Feb.212, pp.222-228 concept of a comb-based interpolator is explained in Fig.5. Fig.5.(a) [2] shows the factor-of-n interpolator consisting the factor-of-n up-sampler and of the K- stage CIC-filter. Fig.5.(b) shows the factor-of-n upsampler is moved and placed behind the differentiator section and before the integrator section and Fig.5.(c) (a) shows the CIC decimator is implemented as a cascade of K differentiation, factor-of-n up-sampler, and the cascade of K integrator sections. (b) (a) (c) (b) Fig.4. Block diagram representation of CIC decimator: (a) Cascade of CIC-filter and downsampler, (b) Cascade of integrator section, downsampler and comb section, (c) Implementation structure consisting of the cascade of K integrators, down sampler, and the cascade of K differentiators The basic concept of a comb-based decimator is explained in Fig.4. Fig.4.(a) [2] shows the factor-of- N decimator consisting of the K-stage CIC-filter and the factor-of-n down-sampler. Fig.4.(b) shows the factor-of-n down-sampler is moved and placed behind the integrator section and before the comb section and Fig.4.(c) shows the CIC decimator is implemented as a cascade of K integrators, factor-of- N down-sampler, and the cascade of K differentiator (comb) sections. The integrator portion operates at the input data rate, whereas the differentiator (comb) portion operates at the N times lower sampling rate. 2.3 CIC-FILTERS IN INTERPOLATION The CIC interpolator is implemented as a cascade or K differentiators (comb) sections, factor-of-n downsampler, and the cascade of K integrators. The basic (c) Fig.5. Block diagram representation of CIC interpolators: (a) Cascade of up-sampler and CIC filter, (b) Cascade of comb section, down-sampler and integrator section, (c) Implementation structure consisting of the cascade of K differentiators, upsampler, and the cascade of K integrators 2.4 COMPENSATION OF CIC FILTERS A CIC-filter can be used as a first stage in decimation when the overall conversion ratio M is factorable as (3) 224 P a g e

ISSN : 225-321 Vol. 2 Issue 2, Feb.212, pp.222-228 (a) (b) Fig.6. Two-stage decimator composed of a CIC filter and an FIR filter: (a) Cascade implementation, (b) Single-stage equivalent The overall factor-of-m sampling rate conversion system can be implemented by cascading a factor-of-n CIC decimator [5] and a factor-of-r FIR as shown in Fig.6.(a) The corresponding singlestage equivalent is given in Fig.6.(b). In the two-stage solutions of Fig.6. the role of CIC decimator is to convert the sampling rate by the large conversion factor N, whereas the FIR filter T(z) provides the desired transition band of the overall decimator and compensates [6] the passband characteristic of the CIC filter. 2.5 DESIGN SPECIFICATIONS OF CIC DECIMATOR FILTER AND FIR DECIMATOR FILTER The overall decimation factor M = 1. The overall decimation filter H(z) is specified by: Pass-band edge frequency ω p =.5π, and the deviations of the pass-band magnitude response are bounded to a p = ±.15 db. Stop-band edge frequency ω s = π/m =.1π with the requested minimal stop-band attenuation a s = 5 db. The phase characteristic is linear. Fig.7. shows the implementation structure of the factor-of-1 decimator. Fig.7. Implementation structure of the two-stage factor-of-1 decimator consisting of the cascade of factor-of-5 CIC decimator and factor-of-2 FIR decimator 2.6 SHARPENED COMB FILTER Filter sharpening is a technique that improves passband/stopband filter performances in a manner that provides both: smaller passband error and greater stopband attenuation. The implementation of H 11 (z) requires three copies of H p (z), an integer multiplier of value 3, a trivial multiplier of value 2, an adder, and a delay line of D samples. The block diagram that implements the sharpened filter H 11 (z) is shown in Fig.8.[7] and Fig.9.[7] shows the implementation of a sharpened factor-of-n comb decimator for the case K = 2. Fig.8. The block diagram of sharpened filter Fig.9. Block diagram of the sharpened comb decimator with comb filters transfer functions, K = 2 3. SIMULATION RESULTS The role of CIC decimator is to convert the sampling rate by the large conversion factor N, whereas the FIR filter T(z) provides the desired 225 P a g e

Suverna Sengar, Partha Pratim Bhattacharya / IOSR Journal of Engineering (IOSRJEN) ISSN : 225-321 Vol. 2 Issue 2, Feb.212, pp.222-228 transition band of the overall decimator. Filter T(Z N Gain response of comb filter and periodic FIR filter ) ensures the desired transition band, compensates the pass-band droop of the comb filter of the first stage. The CIC-filter H(Z) has its two -1 nulls just in the undesired pass-bands of the periodic filter T(Z N ) that ensure the requested -2 stop-band attenuation of the target two-stage -3 decimator [7]. Finally, compute the frequency response of the overall two-stage decimation filter -4 and compensates the pass-band characteristic [8] of the CIC-filter. -5-1 -2-3 Gain response of comb filter and periodic FIR filter -6-7 -8-9 -4-5 -6-7 -1.1.2.3.4.5.6.7.8.9 1 Fig.11. Gain Response of the Comb Filter (blue line) and FIR Filter (dashed line) for K=4-8 -9-1.1.2.3.4.5.6.7.8.9 1-1 -2 Gain response of Two-stage decimator.2 -.2.1.2.3.4.5 Fig.1. Gain Response of the Comb Filter (blue line) and FIR Filter (dashed line) for K=1-3 -4-5 -6-7 -8-9 -1.1.2.3.4.5.6.7.8.9 1 Fig.12. Gain Response of the Two-stage Decimator implemented as a factor-of-5 Comb Decimator and a factor-of-two FIR Decimator for K=1 226 P a g e

Suverna Sengar, Partha Pratim Bhattacharya / IOSR Journal of Engineering (IOSRJEN) ISSN : 225-321 Vol. 2 Issue 2, Feb.212, pp.222-228 -1-2 -3 Gain response of Two-stage decimator.2 FIR decimator -.2.1.2.3.4.5 -.5-1 -4-5 -6-7 -8-9 -1.1.2.3.4.5.6.7.8.9 1-1.5-2 -2.5-3 -3.5-4.2.4.6.8.1.12.14.16.18.2 Fig.13. Gain Response of the Two-stage Decimator implemented as a factor-of-5 Comb Decimator and a factor-of-two FIR Decimator for K=4 Fig.1.. Fig.11., Fig.12. and Fig.13.[9] shows the gain responses of the CIC-filter and that of periodic FIR filter. If the value of K (K is the number of comb filter section) will be increased, so the gain response of the CIC-filter will also be improved and FIR filter gain response does not affected. -5-1 -15-2 -25.1.2.3.4.5.6.7.8.9 1 Fig.15. The passband drops The overall magnitude responses are plotted in Fig.14.[7] and the passband drops are shown in Fig.15.[7]. The effects of sharpening techniques are evident in the augmented stopband attenuation and also in the decrease of the passband droop. 4. CONCLUSION Performance of CIC (cascaded integrator-comb) decimation filters are studied in this paper. This type of filter has extensive applications in low-cost implementation of interpolators and decimators. With the new structures, the proposed filters can operate at much lower sampling rate. They have advantages in high speed operation and low power consumption. Simulation results show the gain responses of the CIC-filter and filter sharpening technique is used to improve the filter performances in terms of a smaller passband error and greater stopband attenuation. ACKNOWLEDGEMENTS The author would like to thank Mody Institute of Technology & Science for supporting the present work. Fig.14. Magnitude responses of the Modified Sharpened Filter (N = 32, N1 = 8, N2 = 4, K = 2, L = 5); Sharpened Filter (N = 32, K = 2); comb filter (N = 32, K= 2) 227 P a g e

ISSN : 225-321 Vol. 2 Issue 2, Feb.212, pp.222-228 REFERENCES [1] G. Jovanovic Dolecek, Multirate Systems, Design and Applications, Idea Group Publishing, Hershey, USA, 22. [2] Charanjit singh, Manjeet Singh patterh and Sanjay Sharma, Efficient Implementation of Sample Rate Converter, (IJACSA) International Journal of Advanced Computer Science and Applications, Vol. 1, No. 6, December 21. [3] E. B. Hogenauer, An economical class of digital filters for decimation and interpolation, IEEE Transactions on Acoustic, Speech and Signal Processing, 1981. [4] G. Jovanović-Doleček & S. K. Mitra, A new two-stage CIC-based decimator filter, Proc. 5th International Symposium on Image and Signal Processing and Analysis ISPA, 218-223, 27. [5] T. Saramäki & T. Ritoniemi, A modified comb filter structure for decimation, Proc. IEEE International Symp. Circuits and Systems ISCAS, 1997. [6] G. Jovanovic Dolecek and S. K. Mitra, Simple Method for Compensation of CIC Decimation Filter, Electronics Letters, Vo1.44, No.19, pp. 1162-1163, September 11, 28. [7] Ljiljana Milić, Multirate Filtering for Digital Signal Processing: MATLAB Applications, Hershey, PA: Information Science Reference, Jan 29. [8] Alan Y. Kwentus, Zhongnong Jiang, and Alan N. Willson, Application of Filter Sharpening to Cascaded Integrator-Comb Decimation Filters, IEEE Transactions on Signal Processing, Vol. 45, no. 2, February 1997. [9] G. Jovanovic Dolecek and Fred Harris, On Design of Two-Stage CIC Compensation Filter, IEEE International Symposium on Industrial Electronics, pp.93-98, July 29. 228 P a g e