Written Progress Report. Automated High Beam System

Similar documents
Vtronix Incorporated. Simon Fraser University Burnaby, BC V5A 1S6 April 19, 1999

This project will work with two different areas in digital signal processing: Image Processing Sound Processing

Design and Implementation of an AHB VGA Peripheral

M i N T the refreshing technologies

Altera's 28-nm FPGAs Optimized for Broadcast Video Applications

Re: Proposal for a Voice Activated Remote Control System (ENSC 340 Project)

September 17, Dr. Andrew Rawicz School of Engineering Science Simon Fraser University Burnaby, British Columbia V5A 1S6

MiraVision TM. Picture Quality Enhancement Technology for Displays WHITE PAPER

Rodin Maroufi. December 17, Dr. Andrew Rawicz School of Engineering Science Simon Fraser University Burnaby, British Columbia V5A 1S6

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

TransitHound Cellphone Detector User Manual Version 1.3

Pivoting Object Tracking System

Re: ENSC440 Post-Mortem for a License Plate Recognition Auto-gate System

Re: ENSC 370 Project Physiological Signal Data Logger Functional Specifications

Robot Unicorn Attack McMaster University Department of Electrical and Computer Engineering 6/30/2010 1

AN 776: Intel Arria 10 UHD Video Reference Design

UNIVERSITY OF TORONTO JOÃO MARCUS RAMOS BACALHAU GUSTAVO MAIA FERREIRA HEYANG WANG ECE532 FINAL DESIGN REPORT HOLE IN THE WALL

Radar Signal Processing Final Report Spring Semester 2017

1 Terasic Inc. D8M-GPIO User Manual

Progress Report for the BikeSmart System

[PROJECT PROPOSAL] The Maestro TM September 23, September 20, 2010

Smart Traffic Control System Using Image Processing

Automatic Projector Tilt Compensation System

Patrick Leung School of Engineering Science Simon Fraser University 8888 University Drive Burnaby, BC. V5A 1S6 Date 1/19/2009. Dear Mr.

Simple Way To Brighten Up A 17 Computer Monitor Picture Tube

Scan. This is a sample of the first 15 pages of the Scan chapter.

Deceleration-X Systems Simon Fraser University Burnaby, BC V5A 1S6

ECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras. Final Design Report

PROTOTYPING AN AMBIENT LIGHT SYSTEM - A CASE STUDY

HDMI 2.0 Overview. HDMI Licensing, LLC. Q2/2015

Team Members: Erik Stegman Kevin Hoffman

Dynamic Animation Cube Group 1 Joseph Clark Michael Alberts Isaiah Walker Arnold Li

Lab 6: Edge Detection in Image and Video

Triple RTD. On-board Digital Signal Processor. Linearization RTDs 20 Hz averaged outputs 16-bit precision comparator function.

Introduction to GRIP. The GRIP user interface consists of 4 parts:

A Transaction-Oriented UVM-based Library for Verification of Analog Behavior

VGA Controller. Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, VGA Controller Components

1.1 Digital Signal Processing Hands-on Lab Courses

An FPGA Based Solution for Testing Legacy Video Displays

Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA

ArcticLink III VX6 Solution Platform Data Sheet

January 24, Dr. Lakshman One School of Engineering Science Simon Fraser University Burnaby, BC, V5A 1S6

ESI VLS-2000 Video Line Scaler

FPGA Development for Radar, Radio-Astronomy and Communications

Design of Vision Embedded Platform with AVR

AD9884A Evaluation Kit Documentation

r.link Video-inserter RL5-UCON7-500 Compatible with Fiat vehicles with Uconnect 7inch infotainment

The Extron MGP 464 is a powerful, highly effective tool for advanced A/V communications and presentations. It has the

How to Match the Color Brightness of Automotive TFT-LCD Panels

AT70XUSB. Digital Video Interfacing Products

Using the VideoEdge IP Encoder with Intellex IP

6.111 Final Project Proposal Kelly Snyder and Rebecca Greene. Abstract

Practical Application of the Phased-Array Technology with Paint-Brush Evaluation for Seamless-Tube Testing

Understanding Compression Technologies for HD and Megapixel Surveillance

AT720USB. Digital Video Interfacing Products. DVB-C (QAM-B, 8VSB) Input Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs

Figure 1: Feature Vector Sequence Generator block diagram.

OPTIMIZING VIDEO SCALERS USING REAL-TIME VERIFICATION TECHNIQUES

Color Reproduction Complex

MODIFYING A SMALL 12V OPEN FRAME INDUSTRIAL VIDEO MONITOR TO BECOME A 525/625 & 405 LINE MULTI - STANDARD MAINS POWERED UNIT. H. Holden. (Dec.

NTE1416 Integrated Circuit Chrominance and Luminance Processor for NTSC Color TV

Design Issues Smart Camera to Measure Coil Diameter

Satellite Interference The Causes, Effects and Mitigation. Steve Good Global Director, Customer Solutions Engineering

Applying Machine Vision to Verification and Testing Ben Dawson and Simon Melikian ipd, a division of Coreco Imaging, Inc.

Department of Electrical & Electronic Engineering Imperial College of Science, Technology and Medicine. Project: Real-Time Speech Enhancement

Experiment: FPGA Design with Verilog (Part 4)

DT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging

AT660PCI. Digital Video Interfacing Products. DVB-S2/S (QPSK) Satellite Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs

SHARE CONVERTER P/N SHARE PRODUCT HIGHLIGHTS EASY! No drivers required. Dual Uncompressed 1080p Video & Audio Capture Ideal for Video streaming and

C8000. switch over & ducking

OverView D. Barco DLP projection series

Sharif University of Technology. SoC: Introduction

Avoiding False Pass or False Fail

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

Report. Digital Systems Project. Final Project - Synthesizer

PYROPTIX TM IMAGE PROCESSING SOFTWARE

Image Acquisition Technology

Display Interfaces. Display solutions from Inforce. MIPI-DSI to Parallel RGB format

RF Testing of A Single FPIX1 for BTeV

Switching Solutions for Multi-Channel High Speed Serial Port Testing

8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM

Embedded System Design

-Technical Specifications-

AT780PCI. Digital Video Interfacing Products. Multi-standard DVB-T2/T/C Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs

Innovative Rotary Encoders Deliver Durability and Precision without Tradeoffs. By: Jeff Smoot, CUI Inc

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

Surveillance Robot based on Image Processing

Auto classification and simulation of mask defects using SEM and CAD images

Comparing Ethernet and SerDes in ADAS Applications

Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices

Voice Controlled Car System

Laser Conductor. James Noraky and Scott Skirlo. Introduction

Development of beam-collision feedback systems for future lepton colliders. John Adams Institute for Accelerator Science, Oxford University

Saving time & money with JTAG

MXS Strada USER GUIDE

SHOWLINE SL BEAM 100 LED LUMINAIRE SPECIFICATIONS.

Synthesis Technology E102 Quad Temporal Shifter User Guide Version 1.0. Dec

Real-time body tracking of a teacher for automatic dimming of overlapping screen areas for a large display device being used for teaching

Experiment 2: Sampling and Quantization

International Journal of Engineering Research-Online A Peer Reviewed International Journal

Any feature not specifically noted as supported is not supported.

Transcription:

Written Progress Report Automated High Beam System

Linda Zhao Chief Executive Officer Sujin Lee Chief Finance Officer Victor Mateescu VP Research & Development Alex Huang VP Software Claire Liu VP Operation Contact Person: Linda Zhao lza28@sfu.ca Submitted To: Dr. Andrew Rawicz ENSC 440 Dr. Steve Whitmore ENSC 305 School of Engineering Science Simon Fraser University Issued Date: November 19, 2012

Overview Lumos Technologies is well underway in the development and integration phases of the Automatic High Beam system. In the past 3 months, our team of engineers has strived to abide by our functional specifications we established for our product while adhering to the timeline and budget constraints. We are currently still in the late development stages, although we will soon be ready to integrate the vehicle detection software, the camera and FPGA, and the redesigned car headlight circuit together into one system. This document describes what has already been accomplished and what needs to be done in the future. Furthermore, we summarize where we are with regards to our original budget and timeline plans. Progress The thresholding, object detection, distance measuring, and override components have been completed in MATLAB several weeks ago. These four components have been proven to function reliably through unit tests. Integration of these components has been successful and the system yields satisfactory performance on our test sequences. The component that filters red lights by converting the frame from RGB to HSV color space has been developed in MATLAB and tested individually but has yet to be integrated into the final software system. The most difficult part of software design thus far has been the design of an accurate, reliable object detection algorithm. It was determined early on that the best way to identify vehicles is by their headlights (the car s distance estimation also requires the width of the vehicle so this is a natural choice anyway). Unfortunately, bright light sources have a tendency to saturate in video, thus complicating this process. Good performance of our system has been observed with the current data samples we have. However, our dataset currently does not include any complex, highway driving scenes, and thus we haven t verified its performance in a natural environment. Finally, the runtime is thankfully quite low for such a large software system running in MATLAB (approximately 13

FPS). At this point, we can realistically speculate that the algorithm will be capable of running in real time (30 FPS) in its final implementation. The Altera DE2-70 board is capable of streaming live video from the camcorder and displaying to a monitor instantaneously. Unfortunately, the resolution of the input video is limited by the Video-In IP core on the FPGA board. Resampling and scaling are required before any further processing actions can be applied. The manufacturer s original headlight circuit has been redesigned to incorporate additional signals from our automated system. A model of this relay circuit has been built using LEDs and 12V power supplies instead of using a car battery and headlights. A car s multifunction switch has been tested and the original manufacturer s headlight feature still functions as expected. The hardware system also contains 3 signals from the FPGA s GPIO pins, two of which will control the brightness of the headlight in auto mode. With the model circuit we have built, the FPGA s GPIO signals are replaced by three 5V low current power supplies. Besides the On-Off option in the auto system, we also have a 50% light intensity option. We are currently using a variable resistor to calibrate the headlight to a desired brightness. Remaining Tasks The decision-making component of the software system needs to be developed and integrated. Although this is just a set of conditions on the output of the distance measuring component, and thus should be trivial to implement. The HSV filtering component needs to be integrated with the rest of the system as well. The distance measuring component has been tested extensively; however it is highly dependent on the resolution of the input video. Therefore, the parameters currently used in the distance measuring formula need to be calibrated once the resolution is finalized. Furthermore, it is preferable to have some video sequences of highway driving to provide more challenging, demanding tests for the current software system. Upon completion, the software algorithm will need to be re-implemented in C so that it can be used to program the NIOS II processor in the DE2-70 board. Input video will need to be buffered and written to the on-board memory to allow the Nios II processor to manipulate each frame. Decisions made by the intelligence system will be output to the GPIO pins on the FPGA board. Indication of any type of errors will be signalled by the LEDs.

The headlight model circuit is built to verify some of the features we have designed. Another feature we have not tested is the feedback LED. The third GPIO signal from the FPGA is to give the user feedback on when the system has fully booted and is functioning without error. Once this feature is verified, a realistic model can be built using an actual 12V car battery and dual beam headlights. If we have enough time and the software is able to accommodate this feature, the circuit can be adjusted to include more increments in light intensity. Hence, as the system detects a car down the road, it will dim the headlights in several steps to prevent the surprise of suddenly turning off the driver s high beam. Time & Budget Lumos Technologies is currently well under the initial budget of $700. All the major parts have been purchased, including a camcorder, a car s multifunction switch, and two high beam headlights. We were fortunate enough to borrow the DE2-70 FPGA board from one of our professors and so no money was spent in obtaining our development board. Only a few minor electronic components still need to be purchased. We currently have about $200 in funds remaining, and hence we expect the final product cost far less than what we had initially projected. The past few weeks have been difficult due to lack of lab access and licensing issues with Altera software programs, which significantly delayed our progress. Despite this setback, the basic framework of the FPGA component has been developed. The remaining hardware is up and running but needs to be re-implemented into a more realistic and large-scale model. The software system is in the late development stages and is expected to be finalized by the end of the week, along with all the aforementioned components. Overall, we are about one week behind on our original schedule, but due to extensive unit testing of individual components, we expect a straightforward integration.