EG LFO (EFM 1900er series PCBs old forum topics) 1 of 6

Similar documents
Lab 7: Soldering - Traffic Light Controller ReadMeFirst

VU Meter Buffer DIY Kit

16 Stage Bi-Directional LED Sequencer

Reaction Game Kit MitchElectronics 2019

Lab 7: Soldering - Traffic Light Controller ReadMeFirst

Mal-2 assembly guide v1.0

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

Build Your Own Clone Relay Bypass Board Instructions

EXPERIMENT #6 DIGITAL BASICS

DIY KIT MHZ 8-DIGIT FREQUENCY METER

Digital Circuits I and II Nov. 17, 1999

Build A Video Switcher

successive approximation register (SAR) Q digital estimate

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Tube Cricket Build Guide

Oberkorn User Manual. Analogue Sequencer. Analogue Solutions

ECE 2274 Pre-Lab for Experiment Timer Chip

DSO138mini Troubleshooting Guide

Light Emitting Diodes and Digital Circuits I

N3ZI Digital Dial Manual For kit with Backlit LCD Rev 4.00 Jan 2013 PCB

INTRODUCTION (EE2499_Introduction.doc revised 1/1/18)

XTAL Bank DDS Version 0.02 Sept Preliminary, highly likely to contain numerous errors

Light Emitting Diodes and Digital Circuits I

Light Emitting Diodes and Digital Circuits I

Um... yes, I know that. (laugh) You don't need to introduce yourself!

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

Introduction 1. Green status LED, controlled by output signal ST. Sounder, controlled by output signal Q6. Push switch on input D6

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

N3ZI Digital Dial Manual For kit with Serial LCD Rev 3.04 Aug 2012

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

"shell" digital storage oscilloscope (Beta)

7 SEGMENT LED DISPLAY KIT

Bill of Materials: Super Simple Water Level Control PART NO

University of Utah Electrical & Computer Engineering Department ECE1050/1060 Oscilloscope

Digital Circuits 4: Sequential Circuits

Introduction 1. Digital inputs D6 and D7. Battery connects here (red wire to +V, black wire to 0V )

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

006 Dual Divider. Two clock/frequency dividers with reset

University of Illinois at Urbana-Champaign

ADSR AMP. ENVELOPE. Moog Music s Guide To Analog Synthesized Percussion. The First Step COMMON VOLUME ENVELOPES

Computer Systems Architecture

Installing The PK-AM keyer and. from Jackson Harbor Press Operating: A Morse code keyer chip with pot speed control

Build Your Own Clone Super 8 Kit Instructions

5U Oakley Modular Series

Documentation VFD clock 8 a clock

Chapter 5 Flip-Flops and Related Devices

Pixie Construction Notes

Introduction 1. Green status LED, controlled by output signal ST

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

EECS150 - Digital Design Lecture 2 - CMOS

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

Experimental Study to Show the Effect of Bouncing On Digital Systems

Olympus BHM Microscope LED Illumination Andrew Menadue, UK

BINARY Zone. BLACET RESEARCH MODEL BZ2300 Binary Zone Module. User Manual

TECHNOLOGY WILL SAVE US: THE LUMIPHONE

1. Introduction. A-160 CLOCK DIVIDER Trig. In Res. In. doepfer System A Clock Divider A-160

Lesson 12. Advanced Digital Integrated Circuits Flip-Flops, Counters, Decoders, Displays

PHYS 3322 Modern Laboratory Methods I Digital Devices

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

MONO AMPLIFIER KIT ESSENTIAL INFORMATION. Version 2.2 CREATE YOUR OWN SPEAKER DOCK WITH THIS

Mini-Yack Iambic Keyer

nonlinearcircuits cellf action build guide & BOM VERS. 1

Pelican PL-957. Adding additional Tos Link (Digital Optical) inputs, and / or IR Remote

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

2 The Essentials of Binary Arithmetic

University of Utah Electrical Engineering Department EE1050/1060 Oscilloscope. Name:, Lab TA:

PESIT Bangalore South Campus

LAB #6 State Machine, Decoder, Buffer/Driver and Seven Segment Display

Timing EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.

How To Build Megavolt s Small Buffered JTAG v1.2

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

MSCI 222C Class Readings Schedule. MSCI 222C - Electronics 11/27/18. Copyright 2018 C.P.Rubenstein Class Seating Chart Mondays

Nixie Clock Type Quattro'

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

RVS-8 Repeater Voting System. Assembly Manual Ver 2.1

Catch or Die! Julia A. and Andrew C. ECE 150 Cooper Union Spring 2010

FR205, 142 CPS1804. Power Supply Control .33Ω, 2W, K, nF. CPT uF 4148, 130 A64 3A-T , 116

Mission. Lab Project B

Microcontrollers. Outline. Class 4: Timer/Counters. March 28, Timer/Counter Introduction. Timers as a Timebase.

ELECTRONIC GAME KIT ESSENTIAL INFORMATION. Version 2.0 BUILD YOUR OWN MEMORY & REACTIONS

Constructing and Operating: The Island Keyer

WINTER 15 EXAMINATION Model Answer

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

Logic. Andrew Mark Allen March 4, 2012

DMC550 Technical Reference

A-134 VC Panning Module

Modellbahn Digital Peter Stärz

EECS 140 Laboratory Exercise 7 PLD Programming

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

Quad Clock Distributor (QCD) from 4ms Company

Main PCB (The small one)

CHW 261: Logic Design

These are the illustrated step-by-step guidelines for upgrading your Quad 34 with the Dada Electronics upgrade-kit.

Multi-Key v2.4 Multi-Function Amplifier Keying Interface

TRIMBLE GPS / 10MHz REFERENCE MONITOR DISPLAY V January 2015

NATIONAL TRANSPORTATION SAFETY BOARD WASHINGTON, DC INTERVIEW TRANSCRIPT CLYDE ANTROBUS NOVEMBER 18, 1996

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

MSCI 222C Fall 2018 Introduction to Electronics

Transcription:

EG LFO (EFM 1900er series PCBs old forum topics) 1 of 6 Date: Thu, 01 May 2003 02:42:12 Subject: EGLFO1A and other questions :) Ok recieved my PCB's a few days ago and after I started packing them with resistors I had some questions about the parts list on the EGLFO. What do the Pots P1-P5 correspond to? A,D,S,R, and Range but which pots go with what? The schematic is nearly impossible to read. Also the other two kits I'm working on are the VCO3D and VCA6B is there anything I should know before starting (schematic changes or mods to make them work better)? thanks :) Date: Wed, 30 Apr 2003 20:06:13 From: "John L Marshall" Subject: Re: EGLFO1A and other questions :) Connection H-L 1 Mohm "Attack" Connection G-K 1 Mohm "Decay" Connection D- E-F 10 kohm "Sustain" Connection J-M 1 Mohm "Release" Connection groundoutput-n "Range" I did not use the range pot on the output, as I have gain controls on inputs to other modules. I also added a range toggle switch so that I could add a second capacitor in parallel with C7. Take care, John Date: Sat, 23 Aug 2003 20:12:49 Subject: EGLFO1a and LED How would I add an LED to the EGLFO1a? thx Date: Wed, 27 Aug 2003 03:47:23 Subject: EG again :( Ok so I finished all the soldering and hooked it all up to my PS when I hit the gate with 15 volts it goes up and then starts coming back down even while held on either switch setting. The attack and release controls do change the rate but that's it...also no LFO :( one way or another. am I missing something? Any suggestions? thx Ð

EG LFO (EFM 1900er series PCBs old forum topics) 2 of 6 Date: Thu, 28 Aug 2003 00:10:40 Subject: EG WORKS!!! WooHoo got it! sort of it oscillates only on LFO and and Gate Mode and I have to hit the input to start it but once it's going...also the trigger mode is different depending on whether it's in LFO or ADSR mode very strange. Was there supposed to be someway to hook up the DPDT because from the schematic, it looks as though it was supposed to be two SPST? Who knows it works I'm happy... Is there anybody out there lately? Date: Wed, 27 Aug 2003 20:54:01 From: Dave Magnuson Subject: Re: EG WORKS!!! I'm assuming this is the same EG that is found in the VCF2... if so, you can use (2) SPDT or a DPDT. One switch is gate or trigger... and the EG responds differently to each. In trig mode it will rise/fall through an entire A/D cycle no matter how long the button is held. In gate mode it sustains as long as the key is held, and you get all 4 parts of the cycle (ADSR). LFO mode only works when it's set to trig, so therefore only responds to A and D controls. As for the LFO mode being flaky, I built (3) VCF2, and the LFO only works on 2 of them... never bothered to troubleshoot it, however (I have enough LFOs, and I'm lazy and too busy!!) Dave Magnuson Date: Thu, 28 Aug 2003 05:01:00 Subject: Re: EG WORKS!!! Hey thanks for the reply Dave...I guess that's the way it's supposed to work. It's really neat getting different LFO waveforms depending on whether the Attack is set to fast or the Decay is set to fast. Two more questions though, 1. How does it go into LFO mode(?), is the Env. basically retriggered at the end of the decay stage? 2. And how would you go about adding an LED would you just connect one end of the LED to output and the other to ground or do I need to build some kind of opamp circuit? thanks again,

EG LFO (EFM 1900er series PCBs old forum topics) 3 of 6 Posted 11/29/2003 Just remounted my EGLFO1a to the panel and changed the bypass caps to ceramic and now it does nothing. All that happens is the TL072(U4) gets really hot. It's probably burned out now but do you guys have any ideas as to why U4 would get so hot? I also change the way I wired the Pots. Originally I had Attack -->H,L Decay G,K Sustain D,E,F Release J,M The only thing I changed was the release to I,M. Also does anybody have a good way to test the TL072 to see if it still works. Thanks, tomg Posted 11/30/2003 I don't know of anything in there that would make the tlo72 draw too much current under normal conditions. Sometimes when you move things around something gets shorted and starts drawing current. Look for solder blobs. Use a meter and trace the pins from U4 out. Only pins 1&2 should be connected together. TLO72s are pretty sturdy but I have shorted out my fair share. It is possable it's gone. You should be able to just plug in another... (You did use sockets? Yes?) to find out. They are sturdy enough to take it for a few seconds just be ready to pull the plug if it starts to warm up. If it does start to warm up and it's a known good chip you have to ring out (test) those connections, something else is shorted. Do not let it get too hot. The new one will short out too then you'll have two dead chips. tomg Posted 11/30/2003 Oh... The most simple test for an opamp is to wire it up as a voltage follower. That would be to... o Wire the ouput to the inverting (-) input. o Connect a 100K resistor from the non-inverting (+) input to gnd. Voltage (+ or -) on the non-inverting (+) input should appear on the output up to +/- 1V from rail. o Supply = +/- 12V o 6V in = 6V out o -6V in = -6V out. If it passes these two simple tests it's ok. You can get +/- 6V from a voltage divider (the center of a pair of 10K resistors from one rail or the other to ground). Or use a pair of 9V batteries for power (+/- 9v)and the test voltages will be +/- 4.5V (or 1/2 the supply). Tom

EG LFO (EFM 1900er series PCBs old forum topics) 4 of 6 Posted 11/30/2003 Tested the TL072 and it still works as voltage follower so that's good but it still get's hot. Before I posted the first time I left it running for a good 5 minutes before pulling the power. It's not hot enough to burn but uncomfortable to the touch. Could it have anything to do with how I change the POT wiring? It's funny it worked when I had it wired wrong and now it doesn't do anything. When I rewired I pulled all the chips (yes I used sockets :) could I have possibly overheated a diode when I was resoldering the pots and junk? I don't know how heat sensitive diodes are. And what should I look for on my meter on the TL072? How about on my scope I can use that if it will help... Thanks for the help Tom, ele4music Posted 12/19/2003 Swap out the CMOS chip. It may be flaky. Tom Posted 01/30/2004 Hello Again! :) Ok so I tested all the chips and came to the conclusion that the 4066 was bad. I didn't have a good way of testing but I figured if I put a signal across the In/Out and triggered the control it would turn it off and on. It didn't so I figured the chip was bad. So now I went out and bought a whole slew of 4066's. Swapped it out and the damn TL072 is still hot to the touch and no EG. Anyhow I've got some new questions. When triggering the Gate I'm using the 15 volts right off the supply. Is this too much? could I have fried something there? I'm half tempted to pull the whole thing apart and start over but I would definitely overheat something then. How should I test the 4066? The 4001 is good - I tested it's logic function and when both side are ground it goes high. The 555 is good I tested by setting it up as a clock (I then made a cheesy sequencer with a 4017 =) Again is my Pot wiring right or should I go back to the wrong way? Thanks again guys and sorry for bringing this up again...

EG LFO (EFM 1900er series PCBs old forum topics) 5 of 6 shokwave Posted 02/02/2004 Gate should be +5V, I think... Posted 02/02/2004 So blasting it 15 Volts probably wasn't a good idea? Would that blow the 4066? t.stinchcombe Posted 02/03/2004 As long as the control voltages and those being switched are basically derived from the same supply to the chip (I assume it's powered by 0-15V), then you should have no problems. The same goes for the 4001, so using a 15V gate will be OK. 4000B series CMOS stuff is pretty easy to use, with supplies generally from 3V to 15V (and some even up to about 18V) and has far fewer considerations than say TTL. (But there are a few exceptions - 4051/2/3 come to mind.) This ease of use is probably the main reason so many people like to use it. Tim PostedÊ-Ê02/12/2004Ê:Ê 12:39:07 AM Ê Ê Ê Ê Ok I'm back at it :) Anyhow I fixed a few weird things but the TL072 is still heating up and there is no env. Is Pin 7 of the TL072 supposed to be 15v? and Pin 5 is 1v not 0.5 like the schematic says. Also Pin 2 of the 555 Never goes high or low it just stays high but pin 10 of 4001 does go low and vice versa depending on gate. Do the caps that show polarity need to be polarized? I could see that as being important. I've pretty much refused giving up and will get this thing going :)

EG LFO (EFM 1900er series PCBs old forum topics) 6 of 6 Posted 02/12/2004 Ok hopefully this will help everything make more sense... So I've tested every configuration of the 4001 and 4066 and each goes high or low at the right ways at the right times. (Although educationally wise I'm wondering why Tom went through one Gate into another just to switch the signal back to positive or vise versa at the beginning of the circuit). I don't know if the 555 is working what am I supposed to be seeing? Also point F-E-D are all the same. I would think that if I'm turning the pot it would change? But pin 7 off the 555 is always +15 volts. Also the TL072 might have fried again but I'll wire it up as a voltage follower later and find out. Hey thanks for at least reading this I wish I was more of an electronics expert eh :) tomg Posted 02/12/2004 Hey, still having problems huh? OK... o ADSR switch open (ADSR Mode) U1(pin11) is high. U2 switches 1,2,13-3,4,5 and 10,11,12 are closed. U1(pin1)is connected to U3 (pin4) and D3. D1 is connected to the sustain-pot. o The gate goes high. o Low going pulse from (U1 8,9,10/C4) triggers 555 (U5) o 555 reset (pin4) is held high by (U1 1,2,3) o 555 out (pin3) goes high through D2/Attack-pot charging C7 o When opamp U4 reaches the threshold point (555 pin6) (555 pin3) goes low. o C7 discharges through D1/Decay-pot the the level set by the sustain-pot and the 555s internal discharge transistor. o When the gate is removed 555 reset (pin4) is held low by (U1 1,2,3. C7 continues to discharge through D3/Release-pot until it reaches zero. Hope that helps some. tom Posted 02/12/2004 YOU ROCK Tom! I will check this stuff out tonight. Hell I'm going to print that post and add it my notes :) That makes sense (of coarse I just woke up...) Thanks again,