Lecture 14: Computer Peripherals

Similar documents
Design of VGA Controller using VHDL for LCD Display using FPGA

Lab # 9 VGA Controller

VGA Port. Chapter 5. Pin 5 Pin 10. Pin 1. Pin 6. Pin 11. Pin 15. DB15 VGA Connector (front view) DB15 Connector. Red (R12) Green (T12) Blue (R11)

EECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline

Lab Determining the Screen Resolution of a Computer

Revision: August 11, E Main Suite D Pullman, WA (509) Voice and Fax. 8 LEDs. Doc: page 1 of 9

Design and Implementation of an AHB VGA Peripheral

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

Comp 410/510. Computer Graphics Spring Introduction to Graphics Systems

AD9884A Evaluation Kit Documentation

Flexible Counter Series in DIN size 24 x 48 mm

VT VGA TFT NEMA 4/12 Flat Panel Monitor. User s Guide

Video Graphics Array (VGA)

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)

Checkpoint 2 Video Encoder

Keyboard Controlled Scoreboard

Stimulus presentation using Matlab and Visage

Computer Graphics: Overview of Graphics Systems

IBM Enhanced Color Display. Personal Computer. Hardware Reference Library _.-

Display Technology. Images stolen from various locations on the web... Cathode Ray Tube

CS 4451A: Computer Graphics. Why Computer Graphics?

Types of CRT Display Devices. DVST-Direct View Storage Tube

From Synchronous to Asynchronous Design

... User Guide - Revision /23/04. H Happ Controls. Copyright 2003, UltraCade Technologies UVC User Guide 1/23/2004

Introduction...2. Features...2 Safety Precautions...2. Installation...4

Flexible Counter Series in DIN size 24 x 48 mm

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

Week 5 Dr. David Ward Hybrid Embedded Systems

Design of VGA and Implementing On FPGA

TV Character Generator

AC334A. VGA-Video Ultimate BLACK BOX Remote Control. Back Panel View. Side View MOUSE DC IN BLACK BOX ZOOM/FREEZE POWER

Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA

12.1 Inch CGA EGA VGA SVGA LCD Panel - ID #492

PC/HDTV to PC/HDTV converter (CP-251F)

Video. Updated fir31.filtered on website Fall 2008 Lecture 12

26 Inch CGA/EGA/VGA/DVI to WXGA/1080p LCD - ID#703

Lab 3: VGA Bouncing Ball I

VGA Controller. Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, VGA Controller Components

Video Scaler Pro with RS-232

Rec. ITU-R BT RECOMMENDATION ITU-R BT PARAMETER VALUES FOR THE HDTV STANDARDS FOR PRODUCTION AND INTERNATIONAL PROGRAMME EXCHANGE

15 Inch CGA EGA VGA to XGA LCD Wide Viewing Angle Panel ID# 833

CATALOG NUMBER: HK-MX-VGA-X-Y Product Name

VGA Configuration Algorithm using VHDL

AND-TFT-64PA-DHB 960 x 234 Pixels LCD Color Monitor

Spartan-II Development System

HK-DID-MXA-VGA-X-Y. Product Name. Describe. Application. Characteristic. Product Model. Screen Matrix Switcher

What is sync? Why is sync important? How can sync signals be compromised within an A/V system?... 3

Section 4. Display Connector

Chapter 3 Fundamental Concepts in Video. 3.1 Types of Video Signals 3.2 Analog Video 3.3 Digital Video

7inch Resistive Touch LCD User Manual

VectorVGA Tempest User Manual

INSTRUCTIONAL MANUAL FOR LCD ZOOM MICROSCOPE

An Efficient SOC approach to Design CRT controller on CPLD s

HITACHI. Instruction Manual VL-21A

Understanding Multimedia - Basics

Display Technology. Cathode Ray Tube. Images stolen from various locations on the web...

SHENZHEN H&Y TECHNOLOGY CO., LTD

4. ANALOG TV SIGNALS MEASUREMENT

Digilent Nexys-3 Cellular RAM Controller Reference Design Overview

Configuring the Élan SC300 Device s Internal CGA Controller for a Specific LCD Panel

Doc: page 1 of 5

IS01BFRGB LCD SmartDisplay from NKK Switches Simple implementation featuring the ATmega88PA from Atmel Complete software solution

A+ Certification Guide. Chapter 7 Video

Product G e n e r a l S p e c i f i c a t i o n

VGA 8-bit VGA Controller

The characteristics of a video signal and methods to overcome distance limitations

Intelligent Security and Fire Ltd

Shad-o-Box X-Ray Camera Hardware Manual

SXT SXGA TFT NEMA 4/12 Flat Panel Monitor. User s Guide

By Tom Kopin CTS, ISF-C KRAMER WHITE PAPER

Lancelot. VGA video controller for the Altera Nios II processor. V4.0. December 16th, 2005

CAT5 VGA Extender. Mode 1 Mode 2

Chrontel CH7015 SDTV / HDTV Encoder

University Program Design Laboratory Package

Module 7. Video and Purchasing Components

Block Diagram. dw*3 pixin (RGB) pixin_vsync pixin_hsync pixin_val pixin_rdy. clk_a. clk_b. h_s, h_bp, h_fp, h_disp, h_line

T2210HD/T2210HDA 21.5 Wide-Screen LCD Monitor User Manual

Multimedia Systems Video I (Basics of Analog and Digital Video) Mahdi Amiri April 2011 Sharif University of Technology

4.3inch 480x272 Touch LCD (B) User Manual

These are used for producing a narrow and sharply focus beam of electrons.

Traditionally video signals have been transmitted along cables in the form of lower energy electrical impulses. As new technologies emerge we are

Graphics Concepts. David Cairns

QuickSpecs. HP V19b 18.5-inch Monitor. Overview. 1. Menu 3. Plus ( + ) 5. Power 2. Minus ( - ) 4. OK. 1. Power connector 3. Security lock slot 2.

Design and Implementation of Timer, GPIO, and 7-segment Peripherals

University Program Design Laboratory Package

Pivoting Object Tracking System

Table of Contents Introduction

DiD. LCD Video Monitor & Video Wall Universal User Manual. Digital Information Display

User Manual for D9400 D9410 Series Digital-Control Color Monitor

Computer Graphics NV1 (1DT383) Computer Graphics (1TT180) Cary Laxer, Ph.D. Visiting Lecturer

DT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging

M-CT6 Camera-Top Monitor

User Manual 15" LCD Open frame SAW Touch Monitor KOT-0150US-SA4W. Table of Contents

EDID HANDLING WITH ANALOG SIGNAL DISTRIBUTION

Burlington County College INSTRUCTION GUIDE. for the. Hewlett Packard. FUNCTION GENERATOR Model #33120A. and. Tektronix

EE251: Thursday October 11

University Program Design Laboratory Package

CRT Dynamics. A report on the dynamical properties of CRT based visual displays

Model 5405 Dual Analog Sync Generator Data Pack

Transcription:

Lecture 14: Computer Peripherals The last homework and lab for the course will involve using programmable logic to make interesting things happen on a computer monitor should be even more fun than the 7-segment LED! For this to work, we need to know exactly what signals the monitor expects, and when it expects them this is called the communication protocol for any device interfaced to a computer Historically, there have been many protocols for monitors a new one is needed whenever higher resolution becomes available The one we ll discuss is called VGA not the latest (introduced in 1987), but still pretty decent resolution -- 640 (horiz.) x 480 (vert.) pixels newer protocols tend to be specific to manufacturer

The VGA monitor requires 5 input signals two synchronization (sync) signals for horizontal and vertical three color signals, (red, green, and blue) these are actually analog signals, ranging from 0.7 to 1.0 V voltage level corresponds to brightness of each color in this way, thousands of possible colors can be generated in our lab, we ll pretend these are digital i.e., each of the three colors can be on or off means we ll only have 8 possible colors

Overview of monitor operation Pixels are drawn one at a time Starts in upper left corner then fills in all the pixel on the top line of the screen moves to next line down fills in all the pixels on that line and so on until the entire screen is drawn then it starts again in the upper left corner, and refreshes the screen Why do we perceive the entire screen as illuminated? in CRT, the phosphors continue to glow for a while after being drawn in LCD, the pixels hold their value until being redrawn

Sync signals The sync signals need to be timed properly for the monitor to function Vertical sync: tells monitor to start at upper left corner of screen period of this signal is the refresh period for the screen in standard VGA, this is 16.6 ms 60Hz refresh rate this is near the upper limit of what human eye can perceive can see flicker on a bright screen, especially from the corner of your eye newer monitors run at up to 85 Hz flicker is not noticeable at this speed

Vertical sync details: signal at GND means start display refresh sequence signal remains at GND for 64µs (the sync pulse) drawing of pixels starts 1.02ms after sync pulse drawing of pixels ends 0.35ms before next sync pulse Summary: Sync pulse Video data

Horizontal sync details: goes to GND for 3.77µs video data starts 1.89µs after sync pulse ends video data sent for 25.17µs video data ends 0.94µs before next sync pulse Note that this means 640 pixels are drawn in 25.17µs requires clock rate of 25MHz that s why the clock on the Altera boards has this frequency! Summary: Sync pulse Video data

Code for generating the proper sync signals is available on the course website this code will also output counters telling you what pixel (row and column number) is currently being drawn

Keyboard We won t be using a keyboard in the lab, so this is just for your information and so 505 students can feel free to include one in their final projects! The keyboard communicates over a serial link Total of five wires connect keyboard to PC power ground clock data reset The clock is generated by the keyboard (not the computer) much slower than CPU clock (10 20 khz)

The data line is bidirectional usually the keyboard is sending data to the computer but the computer can send information as well e.g. to tell the keyboard to turn on an LED when CAPS LOCK is enabled Data line is held at 1 when no data is being sent When a key is pressed, 11 bits are sent on the data line serial, so one bit per clock cycle First is a start bit (always 0) this tells the computer that the keyboard will be sending data Next 8 bits are the make code for the key that was pressed

10 th bit is a parity bit this bit is set to 1 if an even number of bits are set to 1 in the make code, and 0 otherwise this ensures that the total number of bits set to 1 is odd the computer can use this to check for errors in the data sent by the keyboard and request that the data be resent if necessary When a key is released, the keyboard sends a break code In the same format as the make code, but uses two sets of 11 bits in the first set, the 8-bit data is 11110000 (F0) in the second set, it s the make code for the key that was released This protocol allows the computer to understand that the SHIFT key is still being held down when the next key is pressed, for example

Keyboard control codes A complete list of the control codes sent between the PC and keyboard (in hexidecimal format): Control codes send from PC to keyboard:

Control codes sent from keyboard to PC: Make and break codes: