CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th
Overview Readout requirements Hardware design Electronics boards Integration in CLAS12 Services Status Plan Matteo Turisini - CLAS12 RICH review - October 2015 01
RICH READOUT requirements 1 m2 of single photoelectron sensitive surface (25000 channels) 100% efficiency at 1/3 photoelectron Gain spread compensation 1:4 Time resolution 1 ns Trigger rate 20kHz Latency 8 μs Radiation tolerance adequate to CLAS12 environment Matteo Turisini - CLAS12 RICH review - October 2015 02
Front End chip Multi Anode Read Out Chip (MAROC) is a 64 channel Application Specific Integrated Circuit (ASIC )fabricated in AMS SiGe 0.35 μm technology. MAROC is expected to discriminate the 64 channels PMT output signals and produce 64 corresponding binary outputs. The charge measurement is also available. The ASIC is configured, controlled and read out by an FPGA Single Channel preamplifier with adjustable gain (1:4) Highly configurable shaping section Binary outputs come from a fast shaper followed by a discriminator. Threshold is set by a 10 bit DAC Variable slow shaper (50-150 ns) followed by two Track and Hold provide a multiplexed charge output. A digital version of this measurement is also available by a 12 bit Wilkinson ADC Multi Anode- Read Out Chip version 3 64 Channel 3.5 mw/channel by Omega Group Application Specific Integrated Circuit (ASIC) Matteo Turisini - CLAS12 RICH review - October 2015 03
RICH MAPMT Assembly The CLAS12 RICH detector will use compact front end unit (Tile) to readout the MAPMTs A tile is composed by three boards: MAPMTsAdapter, ASIC board and FPGA board Complete tessellation of the electronics panel requires 2 variant: 2 MAPMT/2 MAROC/128 pixel (100 mm x 50 mm) 700mA @ 5Volt 3 MAPMT/3 MAROC/192 pixel (150 mm x 50 mm) 800mA @ 5Volt Four prototypes have been produced in October 2014 Matteo Turisini - CLAS12 RICH review - October 2015 04
ADAPTER board Passive board Light Tight Provides HV power to the PMTs and low capacitance electrical connectivity with MAROC 16 prototype produced (8 per variant) mechanical, electrical and light tighness tests completed 2 boards modified to be used as charge injection board during characterization phase Matteo Turisini - CLAS12 RICH review - October 2015 05
ASIC board Houses the MAROC, Voltage regulator, Test Pulse circuit, External ADC, Provides interface with MAPMT and FPGA 2 versions 192 or 128 channels ASIC board available from October 2014 Internal pulser revised June 2015 4 prototypes produced Electrical tests passed Slow Control completed Characterization completed TDC readout completed ADC readout in progress Matteo Turisini - CLAS12 RICH review - October 2015 06
FPGA board FPGA board provides the following features: Support 2 or 3 MAPMT/MAROC 192 channels of 1 ns resolution TDC Single fiber optic interface: TDC reference clock, fixed latency trigger, MAROC slow controls, stream triggered data to event builder Low power (3 MAROC + FPGA+ optical transceiver): 4W for 192 channels Interfaces diretly to PC over ethernet (1Gbit) for small setups Matteo Turisini - CLAS12 RICH review - October 2015 07
MAROC Fast Shaper response 64 channel fast shaper response single channel THR SCAN GAIN SCAN Matteo Turisini - CLAS12 RICH review - October 2015 08
MAROC analog response Test Pulse Slow Shaper Fast Shaper Binary Output Matteo Turisini - CLAS12 RICH review - October 2015 09
Rate [Hz] Dark Rate Test Dark Rate CA7482 HV 1000 10 3 Scaler measurements (August 2015, Jlab) Rate compatible with datasheet Threshold [DAC unit] 2.3 mv /LSB 600 Single channel dark rate 550 500 10 2 Photocathode uniformity HV and Gain scanned 450 400 10 600 Dark Rate GA0507 HV 1000 10 3 350 300 250 200 1 Threshold [DAC unit = 2.3 mv /LSB] 550 500 450 400 350 300 250 10 2 10 1 Rate [Hz] 150 10 20 30 40 50 60 ANODE ID 10!1 200 150 130 140 150 160 170 180 190 ANODE ID 10!1 Matteo Turisini - CLAS12 RICH review - October 2015 10
Laser Efficiency Test Scaler measurements (August 2015, Jlab) Comparison with fadc measurements HV and Gain, Position scanned for different Light intensity In the plots 2 different light intensities (single photelectron on the left) Matteo Turisini - CLAS12 RICH review - October 2015 11
Time Resolution Fall Edge Rise Edge Time resolution for 128 TDC Test Pulse TDC response Time resolution <500ps Good Uniformity Time over Threshold study in progress Time Over Threshold Matteo Turisini - CLAS12 RICH review - October 2015 12
Radiation Tolerance Test Poor data availbale on FPGA, Transceiver Equivalent dose 8month Monitor SEU, Ethernet link, Voltage regulators, Temperature No definitive damage No errors on static memory Few errors on volatile memory, easy to recover with a power cycle Irradiation test will be completed in November Analysis in progress Total Bit Flips[#] 80 70 60 50 40 30 Cumulative Neutron Irradiation Effect on FPGA SPI errors BRAM errors Temperature [Celsius] 67 66 65 64 63 62 61 60 Cumulative Neutron Irradiation Effect on FPGA FPGA LTM1 LTM2 Voltage [Volt] 9 8 7 6 5 4 3 Cumulative Neutron Irradiation Effect on FPGA +5.0V +1.8V +3.3V +1.0V +1.2V 20 59 2 10 58 1 0 0 50 100 150 200 250 CLAS12 Equivalent Time [days] 57 0 50 100 150 200 250 CLAS12 Equivalent Time [days] 0 0 50 100 150 200 250 CLAS12 Equivalent Time [days] Facility: Frascati Neutron Generator (FNG) Italy Matteo Turisini - CLAS12 RICH review - October 2015 13
Heat Production 14
Acceptance Test Level 0: electrical test and power dissipation (manual) Level 1: script with diagnostic (automatic) 1.64 channels input + test channel 2.Slow Control check (gain,shaping,threshold, masked OR) 3.Binary outputs 100% efficiency at 50 fc (1/3 photoelectons) 4.Time resolution (<500 ps expected) 5.Charge response in range 50fC 1000fC Hardware Requirements: FPGA board, Injection Board, External Pulser NOTE1: Preamp gain = 0 allow muting unwanted channels NOTE2: External pulser driven by FPGA board for synchronization Matteo Turisini - CLAS12 RICH review - October 2015 15
RICH DAQ in CLAS12 Matteo Turisini - CLAS12 RICH review - October 2015 16
Different solutions developed to fit in CLAS12 with minimum impact Total cabling section 4000 mm2 Patch panels design complete Cable routing on electronic panel in progress Service scheme 175 mm 840 mm 3814 mm 1434 mm 2380 mm Matteo Turisini - CLAS12 RICH review - October 2015 18 17
Service scheme diagram ELECTRONIC PANEL PATCH PANELS EQUIPMENTS RACK HV BOARDs 5 138 SHV/Crimp A1536 32 channels 3kV/1mA Ethernet CONTROL ROOM CONTROL (CPU) 1:1 HTC-50-1-1 3.2mm 138 400 ADAPTER BOARD MAPMT 0.25 W 1:3 Power Supply Units 600+1200W CAEN SY4527 19ʼʼ wide, 8U 138 1.1 kv / 1mA LV BOARDs 5 35 70 5V / 4 A Phoenix 8A A2518 8 channels 8V/10A 1:2 floating! Alphawire 4 x 20AWG 138 138 FPGA BOARD 5V1A ASIC BOARD 5.3mm 5 SSP BOARDs 36 36 MTP -MTP MTP 1:1 3.0mm MTP - LC 1:4 19ʼʼ wide RICH DETECTOR (1 SECTOR) HV - High Voltage (power) LV - Low Voltage (power) 10 meters 4 meters OF - Optical Fiber (data) Matteo Turisini - CLAS12 RICH review - October 2015 18 19
Status Design completed Prototype produced and tested TDC satisfy the requirements ADC part in progress Tiles satisfy all the requirements Procurement completed Production plan completed Acceptance test with Charge injector board Characterization and Calibration protocols in progress Matteo Turisini - CLAS12 RICH review - October 2015 19
Summary Matteo Turisini - CLAS12 RICH review - October 2015 20
Title Design completed in 2014/07 Prototype production in 2014/09 Slow Control in 2014/11 Services completed 2015/02 Test Pulse completed 2015/05 TDC completed 2015/06 Software completed 2015/08 Radiation Tolerance 2015/09 ADC in progress Acceptance protocol in progress Characterization protocol in progress Calibration protocol in progress Matteo Turisini - CLAS12 RICH review - October 2015 01
Title ASIC board provides the following features: Interface with 2 or 3 MAPMT trough an adapter board Direct connection to FPGA board Test Pulse shaper circuit External ADC HW prototype completed in September 2014 4 units produces Software Library completed in July 2015 Matteo Turisini - CLAS12 RICH review - October 2015 01
Test Library and script completed August 2015 (C++,ROOT,bash) Dark Rate and Laser Efficiency Time response Time resolution with MAPMT Validation and Characterization protocol in progress Calibration and monitoring protocol in progress Matteo Turisini - CLAS12 RICH review - October 2015 01