Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract

Similar documents
Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract

VHDL Upgrading of a TNT2 card

Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA

Fiber Optic Extender User Manual. Model: CV-F01-TX

ECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras. Final Design Report

1 Terasic Inc. D8M-GPIO User Manual

EEM Digital Systems II

Lattice Embedded Vision Development Kit User Guide

microenable 5 marathon ACL Product Profile of microenable 5 marathon ACL Datasheet microenable 5 marathon ACL

Manual Version Ver 1.0

Implementing Audio IP in SDI II on Arria V Development Board

Memec Spartan-II LC User s Guide

Quick Guide Book of Sending and receiving card

CHAPTER 3 EXPERIMENTAL SETUP

C8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs

Embest Emlink for ARM Cortex-M3. User Manual

microenable IV AS1-PoCL Product Profile of microenable IV AS1-PoCL Datasheet microenable IV AS1-PoCL

UNIVERSITY OF TORONTO JOÃO MARCUS RAMOS BACALHAU GUSTAVO MAIA FERREIRA HEYANG WANG ECE532 FINAL DESIGN REPORT HOLE IN THE WALL

DSP in Communications and Signal Processing

EXOSTIV TM. Frédéric Leens, CEO

AN 776: Intel Arria 10 UHD Video Reference Design

HDMI-UVC/HDMI-Parallel converter [SVO-03 U&P]

Bitec. HSMC Quad Video Mosaic Reference Design. DSP Solutions for Industry & Research. Version 0.1

Laboratory Exercise 4

Virtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group

microenable IV AD1-PoCL Product Profile of microenable IV AD1-PoCL Datasheet microenable IV AD1-PoCL

Product Profile of microenable 5 VQ8-CXP6D ironman

Lancelot. VGA video controller for the Altera Nios II processor. V4.0. December 16th, 2005

Configuration Vestas VMP3500

Design and Implementation of an AHB VGA Peripheral

Using the XSV Board Xchecker Interface

GFT Channel Digital Delay Generator

Features of the 745T-20C: Applications of the 745T-20C: Model 745T-20C 20 Channel Digital Delay Generator

SignalTap Plus System Analyzer

Scalable, intelligent image processing board for highest requirements on image acquisition and processing over long distances by optical connection

Boonton 4540 Remote Operation Modes

DLP Pico Kit Functional Guide

Error connecting to the target: TMS320F28379D. 1 Error message on connecting the target.

Certus TM Silicon Debug: Don t Prototype Without It by Doug Amos, Mentor Graphics

HDMI & VGA Receiver over IP with USB Connections - ID# & 15456

Serial Digital Interface II Reference Design for Stratix V Devices

Teletext Inserter Firmware. User s Manual. Contents

2.13inch e-paper HAT (D) User Manual

microenable IV AD4-LVDS Product Profile of microenable IV AD4-LVDS Datasheet microenable IV AD4-LVDS

LAX_x Logic Analyzer

Epiphan Frame Grabber User Guide

VIDEO GRABBER. DisplayPort. User Manual

LogiCORE IP Motion Adaptive Noise Reduction v2.0

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide

Embedded Master Module

Design of VGA Controller using VHDL for LCD Display using FPGA

DLP Pico Chipset Interface Manual

Authentic Time Hardware Co-simulation of Edge Discovery for Video Processing System

Prototyping Solutions For New Wireless Standards

AT780PCI. Digital Video Interfacing Products. Multi-standard DVB-T2/T/C Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs

AMIQ-K2 Program for Transferring Various-Format I/Q Data to AMIQ. Products: AMIQ, SMIQ

SHENZHEN H&Y TECHNOLOGY CO., LTD

EECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline

EnVinci Endoscopy with PC Comfort

Watch PC Desktop or Play PC Game on your TV

Connecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic

Logic Controls LV3000 VGA Connected Virtual Pole Display

User Manual. Product Link:

Using SignalTap II in the Quartus II Software

Enhancing the TMS320C6713 DSK for DSP Education

Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG

USB Mini Spectrum Analyzer User Manual TSA Program for PC TSA4G1 TSA6G1 TSA8G1

VSP 168HD Quick Start

Display Interfaces. Display solutions from Inforce. MIPI-DSI to Parallel RGB format

Image generator. Hardware Specification

C8000. sync interface. External sync auto format sensing : AES, Word Clock, Video Reference

AT660PCI. Digital Video Interfacing Products. DVB-S2/S (QPSK) Satellite Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs

VGA to Video Converter ID# 424 Operation Manual

PCIe-FRM21. User s Manual

Dell Wyse 5030 PCoIP Zero Client

User Manual SM-7070WR

RF Solution for LED Display Screen

TBS8030 HDMI Encoder User Guide

HD4112 Quad HDMI MPEG2 HD DVBT Encoder Modulator U S E R M A N U A L

VSP 516S Quick Start

DT9834 Series High-Performance Multifunction USB Data Acquisition Modules

Saving time & money with JTAG

VSP 198CVS Quick Start

Copyright 2018 Xi an NovaStar Tech Co., Ltd. All Rights Reserved. No part of this document may be copied, reproduced, extracted or transmitted in any

IRIG-B PTP Clock Converter Output Module Hardware Installation Manual

A NOVEL APPROACH FOR TEACHING DIGITAL IMAGE PROCESSING BASED ON A NEW MULTI-SCALABLE HARDWARE PLATFORM

USB Mini Spectrum Analyzer User Manual PC program TSA For TSA5G35 TSA4G1 TSA6G1 TSA12G5

KS5600 USB E. Rev KS5600 USB E. Digital 1-CCD OEM Color Video Camera

Serial Digital Interface Reference Design for Stratix IV Devices

DVR-431 USB Wireless Receiver User Manual

AT720USB. Digital Video Interfacing Products. DVB-C (QAM-B, 8VSB) Input Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs

HV-122-DCA DVB-T 2-Way Diversity Receiver Box Quick Installation Guide

Research on Driving and Data Transmission Technology for DMD

FPGA Design. Part I - Hardware Components. Thomas Lenzi

Xtium-CL MX4 User's Manual Edition 1.10

Linsn TS802 LED Card,SD802D LED Control Card

Pivoting Object Tracking System

Reducing DDR Latency for Embedded Image Steganography

GFT channel Time Interval Meter

Transcription:

Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT949 Document Issue Number 1.1 Issue Data: 27th April 2012 Original Author: C Hong EVP6472 Intech Demo Abstract Camera demonstration application based on EVP6472 and SMT949 Sundance Multiprocessor Technology Ltd, Chiltern House, Waterside, Chesham, Bucks. HP5 1PS. This document is the property of Sundance and may not be copied nor communicated to a third party without prior written permission. Sundance Multiprocessor Technology Limited 2009 EVP6472 Intech Demo Page 1 of 8 Last edit: 27/04/2012/12:00

1. Features and Requirements To run the application: 1. CameraLink camera: The application is designed for the JAI CV-M 9CL camera and applicable for all other CameraLink cameras. In default, the camera works at 1024 768 resolution with 33 MHz frame frequency, and uses base mode transmission (three channels, 24-bit RGB data). The frame timing is pictured as below. 2. Sundance hardware: SMT372T, SMT111 and SMT949 3. Sundance Software: SMT6002 (flash programing) and SMT111 driver 4. Cables: CameraLink cable, USB cable, SMT111 power cable and Xilinx JTAG cable To develop the application 1. Xilinx software tools: Xilinx EDK, SDK (12.3) 2. Taxes Instrument software tools: Code Composer Studio (CCS) (4.24) 3. Visual Studio or other host compiling kit (2008) *Source code is generated with the version in the bracket EVP6472 Intech Demo Page 6 of 13 Last edit: 1/03/2012/12:00 EVP6472 Intech Demo Page 1 of 8 Last edit: 27/04/2012/12:00

2. Data Path CameraLink Camera CameraLink Cable Serialised RGB data and frame control signals SMT 949 24-bit RGB data and frame control signals Sundance Local Bus (SLB) EVP6472 FPGA DSP RGMII EMAC FIFO HPI HPI Ctrl USB Ctrl USB To Host 1. The camera captures pictures and transmits it to the SMT949 via CameraLink cable 2. The SMT949 converts the serialised data into 24-bit parallel RGB data and 3 frame control signals (line synchronization, frame synchronization and data valid) and sends it to the FPGA via the Sundance Local Bus (SLB) 3. The FPGA starts sampling pixel data depending on the frame control signals. Sampled pixels are buffered in the FPGA FIFO. Once the received data size meets the Ethernet package size, the pixels are transmitted to the DSP via the RGMII link. 4. The DSP receives the pixels and stores it in its 256M DDR RAM. 5. Once an entire frame is sampled, the FPGA starts fetching pixels stored in the DDR RAM through Host-Port Interface (HPI), and sends them to the host PC through the USB cable. 6. The picture is saved as ppm format, which can be viewed by the provided ppm viewer. EVP6472 Intech Demo Page 6 of 13 Last edit: 1/03/2012/12:00 EVP6472 Intech Demo Page 3 of 8 Last edit: 27/04/2012/12:00

3. How the system works After device configured: 1. After boot, the FPGA is automatically configured by the bitstream in the flash memory. The FPGA is configured as an embedded processor (MicroBlaze), and its peripherals used for accessing various interfaces. 2. MicroBlaze reads the DSP code from Flash memory. 3. MicroBlaze writes the DSP code to the DSP program memory through the HPI interface. 4. MicroBlaze sets up the DSP configuration through HPI interface. 5. MicroBlaze resets and starts the DSP. 6. MicroBlaze configures its frame capturer peripheral e.g. EMAC package size and package numbers. 7. MicroBlaze starts the frame capturer. 8. After one package size of pixels sampled, the frame capturer starts one EMAC transmission. 9. After the all required packages are transmitted (one frame is completed) DSP can start processing the image. 10. MicroBlaze starts fetching the pixels stored in the DDR RAM through the HPI and transmit to the host PC via USB. 11. The Host PC saves the incoming pixels as ppm format, which can be viewed by ppm viewer. EVP6472 Intech Demo Page 4 of 8 Last edit: 27/04/2012/12:00

4. How to run the demonstration Every time the EVP6472 boots up, it is self configured by loading the application code (bitstream for the FPGA and binary code for the DSP) from the flash memory. Therefore we need to program the flash for the very first time. After flash programmed, the EVP6472 automatically starts working every time it boots up. 4.1 First time flash programming/recovery To program the flash, we use JTAG to load the bitstream to the FPGA, which communicates with the host through the USB. The bitstream used for programming flash is the same one used for our normal application. It performs one of the actions depending on the first bit of the DIP switch (1 for programming flash and 0 for normal application). To programme the flash, steps are followed. Ensure that the DIP-SW is set as shown above (position 1 OFF, the others ON). Connect the USB cable from the SMT111 to the Host PC. Connect the Xilinx programming pod to the SMT372T using an SMT568 JTAG cable. EVP6472 Intech Demo Page 5 of 8 Last edit: 27/04/2012/12:00

Run Xilinx impact programming tool and select boot_download.bit as the configuration file for the XC5VFX30T of the SMT372T. Configure the FPGA. When configuration is complete press the reset button on the SMT111. Do NOT power off the EVP system. Run the SMT6002 application. EVP6472 Intech Demo Page 6 of 8 Last edit: 27/04/2012/12:00

Select the TIM type as SMT351T. Add the boot_download.bit bitstream: Type: Bitstream; address 0x0; address mode: basic. Then add the smt372t.bin DSP application: Type: other data; address 0x1000000; address mode: user. Click OK, then Commit. When programming has finished close SMT6002. EVP6472 Intech Demo Page 7 of 8 Last edit: 27/04/2012/12:00

4.2 Run the application Set the DIP-SW as 1111 for normal application. Power off the board, plug in SMT949, and connect CameraLink camera with the bottom CameraLink port, as shown in the picture. Power on the board, press the reset button to reset the DSP (if success, the LED flashes for 1 second). Run the host program (HostCmd.exe), after the command window close, a ppm file should be generated. Open the ppm viewer to see the picture. If not clear, re-focus the camera. To capture another picture, press the reset button (do not power off), and re-open the host program. The ppm file is overwritten. LED flashing Reset button Below is the a captured picture example (under the ppm folder) using CV-M 9CL camera with 1024 768 resolution EVP6472 Intech Demo Page 8 of 8 Last edit: 27/04/2012/12:00