A Real Time Infrared Imaging System Based on DSP & FPGA

Similar documents
Uncooled amorphous silicon ¼ VGA IRFPA with 25 µm pixel-pitch for High End applications

FPA (Focal Plane Array) Characterization set up (CamIRa) Standard Operating Procedure

Status of readout electronic design in MOST1

Reducing tilt errors in moiré linear encoders using phase-modulated grating

Reading an Image using CMOS Linear Image Sensor. S.R.Shinthu 1, P.Maheswari 2, C.S.Manikandababu 3. 1 Introduction. A.

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

Technology of high-speed storage for target signal based on ARM7 + double NAND memory

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

COMPARED IMPROVEMENT BY TIME, SPACE AND FREQUENCY DATA PROCESSING OF THE PERFORMANCES OF IR CAMERAS. APPLICATION TO ELECTROMAGNETISM

A Flash Time-to-Digital Converter with Two Independent Time Coding Lines. Ryszard Szplet, Zbigniew Jachna, Jozef Kalisz

Data Converters and DSPs Getting Closer to Sensors

A High-Speed CMOS Image Sensor with Column-Parallel Single Capacitor CDSs and Single-slope ADCs

Removal of Decaying DC Component in Current Signal Using a ovel Estimation Algorithm

Microbolometer based infrared cameras PYROVIEW with Fast Ethernet interface

A Versatile Multichannel Digital Signal Processing Module for Microcalorimeter Arrays

CCD Element Linear Image Sensor CCD Element Line Scan Image Sensor

Techniques for Extending Real-Time Oscilloscope Bandwidth

Memory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion

GALILEO Timing Receiver

DPD80 Infrared Datasheet

OPTICAL POWER METER WITH SMART DETECTOR HEAD

Spectroscopy on Thick HgI 2 Detectors: A Comparison Between Planar and Pixelated Electrodes

384x288 readout integrated circuit for MWIR and LWIR HgCdTe based FPA

International Journal of Engineering Research-Online A Peer Reviewed International Journal

Multi-Parameter Monitoring Data Acquisition System for SpO 2 Signals

Readout techniques for drift and low frequency noise rejection in infrared arrays

Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment

The Design of Efficient Viterbi Decoder and Realization by FPGA

Illumination-based Real-Time Contactless Synchronization of High-Speed Vision Sensors

Analog Performance-based Self-Test Approaches for Mixed-Signal Circuits

CCD 143A 2048-Element High Speed Linear Image Sensor

Reconfigurable Neural Net Chip with 32K Connections

AbhijeetKhandale. H R Bhagyalakshmi

V9A01 Solution Specification V0.1

Hidden melody in music playing motion: Music recording using optical motion tracking system

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

Implementation of A Low Cost Motion Detection System Based On Embedded Linux

On-the-fly Computation Method in Field-Programmable Gate Array for Analog-to-Digital Converter Linearity Testing

A NOVEL APPROACH FOR TEACHING DIGITAL IMAGE PROCESSING BASED ON A NEW MULTI-SCALABLE HARDWARE PLATFORM

DPD80 Visible Datasheet

Design and Implementation of an AHB VGA Peripheral

Dynamic IR Scene Projector Based Upon the Digital Micromirror Device

A pixel chip for tracking in ALICE and particle identification in LHCb

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

Comparison of SONY ILX511B CCD and Hamamatsu S10420 BT-CCD for VIS Spectroscopy

inter.noise 2000 The 29th International Congress and Exhibition on Noise Control Engineering August 2000, Nice, FRANCE

A dedicated data acquisition system for ion velocity measurements of laser produced plasmas

High ResolutionCross Strip Anodes for Photon Counting detectors

Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis. 26 October - 20 November, 2009

CAEN Tools for Discovery

A MISSILE INSTRUMENTATION ENCODER

BEMC electronics operation

COPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code

Scalable, intelligent image processing board for highest requirements on image acquisition and processing over long distances by optical connection

microenable IV AS1-PoCL Product Profile of microenable IV AS1-PoCL Datasheet microenable IV AS1-PoCL

Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler

Current Status of the Laser Diode Array Projector Technology

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

National Park Service Photo. Utah 400 Series 1. Digital Routing Switcher.

Hardware Implementation of Viterbi Decoder for Wireless Applications

Optimized design for controlling LED display matrix by an FPGA board

Distributed Arithmetic Unit Design for Fir Filter

DESIGN AND DEVELOPMENT OF CONFIGURABLE BPM READOUT SYSTEM FOR ILSF

High performance Uncooled amorphous silicon IRFPA with 17µm pixel-pitch

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

microenable 5 marathon ACL Product Profile of microenable 5 marathon ACL Datasheet microenable 5 marathon ACL

Audio Compression Technology for Voice Transmission

WINTER 15 EXAMINATION Model Answer

Low Cost RF Amplifier for Community TV

013-RD

High Speed Reconfigurable FPGA Architecture for Multi-Technology Applications

SXGA096 DESIGN REFERENCE BOARD

Automatic Projector Tilt Compensation System

ADVANCES in semiconductor technology are contributing

TV Synchronism Generation with PIC Microcontroller

Cycle-7 MAMA Pulse height distribution stability: Fold Analysis Measurement

FPGA IMPLEMENTATION AN ALGORITHM TO ESTIMATE THE PROXIMITY OF A MOVING TARGET

microenable IV AD1-PoCL Product Profile of microenable IV AD1-PoCL Datasheet microenable IV AD1-PoCL

ni.com Digital Signal Processing for Every Application

Multi-camera synchronization core implemented on USB3 based FPGA platform

High Performance Raster Scan Displays

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

Introduction. Edge Enhancement (SEE( Advantages of Scalable SEE) Lijun Yin. Scalable Enhancement and Optimization. Case Study:

A Luminance Adjusting Algorithm for High Resolution and High Image Quality AMOLED Displays of Mobile Phone Applications

DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

Precision testing methods of Event Timer A032-ET

Scalable Low cost Ultrasound Beam former

White Paper. Uniform Luminance Technology. What s inside? What is non-uniformity and noise in LCDs? Why is it a problem? How is it solved?

A High Performance VLSI Architecture with Half Pel and Quarter Pel Interpolation for A Single Frame

UNIT V 8051 Microcontroller based Systems Design

RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters


Adaptive Key Frame Selection for Efficient Video Coding

CONTENTS. Section 1 Document Descriptions Purpose of this Document... 2

UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT

Digital Lock-In Amplifiers SR850 DSP lock-in amplifier with graphical display

Embedded System Training Module ABLab Solutions

Transcription:

A Real Time Infrared Imaging ystem Based on DP & FPGA Babak Zamanlooy, Vahid Hamiati Vaghef, attar Mirzakuchaki, Ali hojaee Bakhtiari, and Reza Ebrahimi Atani Department of Electrical Engineering Iran University of cience and Technology Narmak, 6846, Tehran, Iran {Babak_Zamanlooe, Vahid_Hamiiativaghef, Ali_hojaeebakhtiari}@ee.iust.ac.ir {M_Kuchaki, Rebrahimi}@iust.ac.ir Abstract. The principle, configuration, and the special features of an infrared imaging system are presented in this paper. The work has been done in two parts. First, the nonuniformity of IRFPA is detected using a processing system based on FPGA & microcontroller. The FPGA generates system timing and performs data acquisition, while the microcontroller reads the IRFPA data from FPGA and sends them to the computer. Afterwards the infrared imaging system is implemented based on DP & FPGA. The DP executes high level algorithms such as two point nonuniformity correction. The FPGA here performs two functions: the first one is reading the IRFPA video output and sending it to DP; the second function is reading the corrected data from DP and sending them to video encoder which converts the digital data to the analog video signal. The experimental results show that the system is suitable for the real time infrared imaging with high quality and high precision. Keywords: IRFPA, Nonuniformity Detection, Nonuniformity Correction. Introduction With the development of Infrared Focal Plane Array (IRFPA) technology the advantages of high density, excellent performance, high reliability and miniaturization have become available in Infrared (IR) imaging systems []. At present, acquisition of high quality images has become the key problem of IR imaging systems. uch systems generally need to process mass data in real-time. The processing includes various algorithms such as nonuniformity correction, image segmentation, local characteristics extraction, image de-noising, image enhancement, etc; hence there must be a well integrated high-speed information processing system []. Another important problem of infrared imaging systems is fixed-pattern noise (also known as spatial nonuniformity noise) which arises because of the difference in response characteristics of each photodetector in an IRFPA [3], [4]. To solve this problem, photoresponse nonuniformity correction must be applied by software or hardware [5]. D. Mery and L. Rueda (Eds.): PIVT 007, LNC 487, pp. 6 3, 007. pringer-verlag Berlin Heidelberg 007

A Real Time Infrared Imaging ystem Based on DP & FPGA 7 Because of these requirements, a system has been designed which has the capability of detecting and correcting nonuniformity and displaying high quality infrared image. This imaging system is based on DP&FPGA and fulfills the requirements of infrared imaging systems. Nonuniformity detection system is described in section, while infrared imaging system is investigated in section 3. Next, the experimental results are shown in section 4. Finally, conclusions are drawn in section 5. Nonuniformity Detection ystem. Hardware Configuration of the Nonuniformity Detection ystem The schematic diagram of the signal processing system for IRFPA nonuniformity detection based on FPGA & microcontroller is shown in Fig.. This system consists of an IRFPA, a driving circuit, an ADC, a FPGA and a microcontroller. The IRFPA is an infrared opto-electronic device sensitive to radiation in the 7.7 to 0.3 micrometer spectral region. It includes a high-sensitivity focal plane array formed by photovoltaic Mercury Cadmium Telluride diodes connected to a silicon CMO readout integrated circuit. The driving circuit unit provides the necessary signals and supply voltage for IRFPA's proper operation. This board also acts as a buffer so that the ADC board has no effect on IRFPA's video output signal. The output of IRFPA is an analog signal and the signal processing system is digital, so this analog signal should be converted to digital format first. This is done using ADC, which transforms the analog video signal to digital. In order to be applicable to image data processing with high speed and precision, a bit ADC whose sampling frequency is up to 5 MHz is selected so that a high resolution output of digitized data is obtained. The FPGA used in IRFPA nonuniformity detection system has two functions. It acts as both synchronization and timing Control Module and harmonizes the other units in the system, including the output circuit unit of the IRFPA and the ADC sample unit. It also acts like a RAM and stores IRFPA's video output. Another part of the system is a microcontroller that reads the data stored in the FPGA and then sends this data to a computer using the R3 standard.. oftware of the Nonuniformity Detection ystem The software of the FPGA has been written using verilog hardware description language. The written software causes the FPGA to store IRFPA output data and also produces the necessary synchronization signals. The software for the microcontroller has been written using C language. The written software activates microcontroller serial interface, reads the data stored in the FPGA and sends them to computer. Also a program has been written in MATLAB which reads the IRFPA data from Microcontroller using computer's serial port and saves them in a lookup table.

8 B. Zamanlooy et al. Fig.. chematic diagram of signal processing system for IRFPA nonuniformity detection 3 Infrared Imaging ystem 3. Hardware Configuration of the Infrared Imaging ystem The schematic diagram of the real-time IRFPA imaging system based on DP &FPGA is shown in Fig.. This system consists of an IRFPA, a driving circuit, an ADC, a FPGA and a high speed DP. The ADC transforms the analog output of IRFPA to digital format. The FPGA reads digital video data from ADC and stores them. When one complete frame is read, the DP reads this data through external memory interface unit (EMIF). The DP used here is Texas instrument s TM30VC550. This DP achieves high performance and low power consumption through increased parallelism and total focus on reduction in power dissipation. This DP has an operating frequency of 00 MHZ [6]. The EMIF unit of DP offers configurable timing parameters so that it can be used as an interface to a variety of asynchronous memory types, including flash memory, RAM, and EPROM [7]. The FPGA here acts like a RAM. The DP reads the video data using EMIF unit and then applies nonuniformity correction coefficients to the data read and corrects them. After applying nonuniformity correction, the video data is ready for display. But it should be noted that the digital data can not be displayed directly on TV and should be converted to standard television signal. To do this he FPGA reads the corrected data from DP using host port interface (HPI). The host port interface (HPI) unit of DP provides a 6-bit-wide parallel port through which an external host processor (host) can directly access the memory of the DP [8]. The conversion of digital data to standard television signal is done using ADV777. The ADV777 is an integrated digital video encoder that converts Digital video data into a standard analog baseband television signal [9]. 3. oftware of the Infrared Imaging ystem The software written for infrared imaging system consists of FPGA and DP programs. The FPGA program is written using verilog hardware description language. The written software causes the FPGA to read digital output of ADC and store it like a RAM, which can be read by DP. Also the written program causes the FPGA to read the corrected data from DP using host port interface (HPI) and send them to

A Real Time Infrared Imaging ystem Based on DP & FPGA 9 Fig.. chematic Diagram of real-time infrared imaging system video encoder. The software of DP is written using C language. The written software activates EMIF and HPI units of DP. Also this program applies the nonuniformity correction algorithm to video data. 3.3 Nonuniformity Correction Algorithm The so-called nonuniformity of IRFPA is caused by the variation in response among the detectors in the IRFPA under uniform background illumination. There are several factors causing nonuniformity. The main sources of nonuniformity are: () response nonuniformity, including spectral response nonuniformity; () nonuniformity of the readout circuit and the coupling between the detector and the readout circuit; and (3) nonuniformity of dark current [5]. Without nonuniformity correction (NUC), the images from the IRFPA are distorted and are not suitable for image formation [0]. There are two main types of nonuniformity correction (NUC) techniques. The first is to calibrate each pixel by the signal obtained when the FPA views a flat-field calibration target (usually a blackbody radiation source) held at several known temperatures, and it assumes the response characteristics of detector are constant temporally; this method is usually called calibration-based correction. The second is to use an image sequence to estimate the correction factors or to estimate the corrected signal directly, this kind of method is based on the scene and requires no calibration of the FPA, and therefore it is called as scene-based correction. Although the latter method is convenient and has developed greatly recently, there exist two disadvantages. The first one is that it does not reveal the correspondence between the signal output and the thermal radiation (or temperature) of the object observed. The other is, for lack of prior information about the FPA, many scene-based techniques are sophisticated and need a procedure to estimate the correction factor, which makes its realization impractical in some real-time systems, especially where the correction needs be implemented by hardware. Consequently, calibration-based NUC methods are still the main compensation method in many IR imaging systems, especially systems used to measure the accurate thermal radiation or temperature of the scene [5].

0 B. Zamanlooy et al. The algorithm used here is a two-point correction method which is a calibrationbased method. In this algorithm detector outputs are assumed to be linear and stable in time, as shown in Fig. 3. Detector output can be expressed as []: φ) = K φ + Q (. () Where φ represents the incident irradiance on detector ( i, j), (φ ) of detector ( i, j), and K and respectively. is the output Q are the gain and the offset of detector ( i, j) Fig. 3. The linear model of response curve of detector in IRFPA According to the radiation range of a scene that IRFPA observes, two irradiances φ and φ are chosen as the correction points, and the detector response data at these two points are recorded using the nonuniformity detection system which was investigated in section. Then the average value of all detectors output φ ) and φ ) in the IRFPA are calculated, respectively. ( N M = ( ) N M i= j= N M = ( ) N M i= j= The line determined by ( φ ), ) ( and ( φ ), ) ( φ. () φ. (3) (, illustrated in Fig. 4, is used as the normalized line for the correction of the response of all pixels. Then the ' output value (φ ) are related as follows: and its corrected value ( φ)

A Real Time Infrared Imaging ystem Based on DP & FPGA ' ( φ) ( φ ) ( ) ( φ ) = ( φ) +. ( φ) ( φ ) ( φ) i =,,..., N. j =,,..., M. (4) Fig. 4. ketch map of the two-point correction The normal two-point NUC based on the linearity model has the advantage of little online computation. IRFPA imaging systems need to process data in real time, therefore this method is selected to correct nonuniformity. Equation (4) can be written as: de- G and tector. G and ' (φ = G (φ) + O ). (5) O are the correction coefficients for the gain and offset of the ( i, j) O are precalculated and then stored in the FLAH memory unit. When the system is operating, it reads them out of the flash and corrects data it in real time. 4 Experimental Results The performance and capabilities of the IRFPA signal processing system are validated by procedures that connect the image processing system to the IRFPA. The IRFPA is made of Mercury Cadmium Telluride with 4*88 detectors, operating at a frame rate of 00 frames per second. It should be noted that operation of IRFPA at 00 frames per second is due to limitations of imaging system. Results are shown in figures Fig. 5(a) and Fig. 5(b) respectively. Fig. 5(a) is the infrared image before nonuniformity correction. The nonuniformity has distorted the image of the hand. Fig. 5(b) is the infrared image after nonuniformity correction. The imaging quality is greatly higher than raw image.

B. Zamanlooy et al. (a) (b) Fig. 5. (a) Infrared image before nonuniformity correction (b) Infrared image after nonuniformity correction 5 ummary and Conclusion The IR imaging industry is rapidly expanding, thus, the need to improve the performance of processing systems for such applications is also growing. Nonuniformity detection, correction and displaying high quality infrared image which are done in this paper are the challenging tasks of the IR imaging systems. The proposed IRFPA imaging system has the capability of nonuniformity detection, correction and displaying infrared images and fulfills these complex tasks. References. cribner, D.-A., Kruer, M.-R., Killiany, J.-M.: Infrared focal plane array technology. Proceedings of IEEE 79, 66 85 (99). Zhou, H.X., Lai, R., Liu,.Q., Wang, B.J.: A new real time processing system for the IRFPA imaging signal based on DP&FPGA. Journal of Infrared Physics & Technology 46, 77 8 (004) 3. Harris, J.G., Chiang, Y.M.: Nonuniformity correction of infrared image sequences using the constant-statistics constraint. IEEE Transactions on Image Processing 8, 48 5 (999) 4. Milton, A.F., Barone, F.R., Kruer, M.R.: Influence of nonuniformity on infrared focal plane array performance. Journal of Optical Engineering 4, 855 86 (985) 5. hi, Y., Zhang, T., Zhigou, C., Hui, L.: A feasible approach for nonuniformity correction in IRFPA with nonlinear response. Journal of Infrared Physics & Technology 46, 39 337 (004) 6. TM30VC550 Fixed-Point Digital ignal Processors, http://www.dspvillage.ti.com 7. TM30VC550, D..P.: External Memory Interface (EMIF) Reference Guide, http://www. dspvillage.ti.com 8. TM30VC550 DP Host Port Interface (HPI) Reference Guide, http://www.dspvillage. ti.com

A Real Time Infrared Imaging ystem Based on DP & FPGA 3 9. Integrated Digital CCIR-60 to PAL/NTC Video Encoder, http://www.analog.com 0. ui, J., Jin, W., Dong, L.: A scene-based nonuniformity correction technique for IRFPA using perimeter diaphragm strips. In: International Conference on Communication, Circuits and ystems, pp. 76 70 (005). Zhou, H.X, Rui, L., Liu,.Q., Jiang, G.: New improved nonuniformity correction for infrared focal plane arrays. Journal of Optics Communications 45, 49 53 (005)