Universal Asynchronous Receiver- Transmitter (UART)

Similar documents
Serial In/Serial Left/Serial Out Operation

LSN 12 Shift Registers

CHW 261: Logic Design

Chapter 9: Shift Registers

Counter dan Register

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

Digital Fundamentals: A Systems Approach

CHAPTER 6 COUNTERS & REGISTERS

Analysis of Sequential Circuits

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Sequential Logic Counters and Registers

Asynchronous (Ripple) Counters

CHAPTER1: Digital Logic Circuits

Chapter 2. Digital Circuits

Review of digital electronics. Storage units Sequential circuits Counters Shifters

Registers and Counters

Registers and Counters

Logic Design. Flip Flops, Registers and Counters

Digital Logic Design ENEE x. Lecture 19

Other Flip-Flops. Lecture 27 1

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Counters

Introduction. Serial In - Serial Out Shift Registers (SISO)

Digital Fundamentals: A Systems Approach

DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN

Unit-5 Sequential Circuits - 1

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Computer Organization & Architecture Lecture #5

Sequential circuits. Same input can produce different output. Logic circuit. William Sandqvist

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

EET2411 DIGITAL ELECTRONICS

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

0 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 1 1 Stop bits. 11-bit Serial Data format

Chapter 7 Counters and Registers

DIGITAL REGISTERS. Serial Input Serial Output. Block Diagram. Operation

INC 253 Digital and electronics laboratory I

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

Module -5 Sequential Logic Design

Agenda. EE 260: Introduction to Digital Design Counters and Registers. Asynchronous (Ripple) Counters. Asynchronous (Ripple) Counters

UNIVERSITI TEKNOLOGI MALAYSIA

LATCHES & FLIP-FLOP. Chapter 7

Registers & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008

Scanned by CamScanner

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Lecture 12. Amirali Baniasadi

ECE 172 Digital Systems. Chapter 2.2 Review: Ring Counter, Johnson Counter. Herbert G. Mayer, PSU Status 7/14/2018

MC9211 Computer Organization

Logic Design II (17.342) Spring Lecture Outline

Unit 11. Latches and Flip-Flops

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

Flip-Flops and Registers

Chapter 3 Unit Combinational

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

EKT 121/4 ELEKTRONIK DIGIT 1

Experiment 8 Introduction to Latches and Flip-Flops and registers

ASYNCHRONOUS COUNTER CIRCUITS

ECE 263 Digital Systems, Fall 2015

Lecture 8: Sequential Logic

EEE2135 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Digital Design Datapath Components: Parallel Load Register

1. Convert the decimal number to binary, octal, and hexadecimal.

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

RS flip-flop using NOR gate

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

VU Mobile Powered by S NO Group

Flip-Flops and Sequential Circuit Design

Logic Design Viva Question Bank Compiled By Channveer Patil

IT T35 Digital system desigm y - ii /s - iii

Registers & Counters. BME208 Logic Circuits Yalçın İŞLER

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Introduction to Sequential Circuits

Asynchronous Counter

ELE2120 Digital Circuits and Systems. Tutorial Note 8

Digital Circuits ECS 371

Sequential logic. Circuits with feedback. How to control feedback? Sequential circuits. Timing methodologies. Basic registers

Registers and Counters

ELCT201: DIGITAL LOGIC DESIGN

Flip-flop and Registers

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98

Chapter 6 Registers and Counters

Digital System Design

Come and join us at WebLyceum

CprE 281: Digital Logic

Registers and Counters

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited

Sequential Circuit Design: Principle

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

Course Administration

ECE 331 Digital System Design

ECE 301 Digital Electronics

Fundamentals of Computer Systems

Vignana Bharathi Institute of Technology UNIT 4 DLD

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Transcription:

Universal Asynchronous Receiver- Transmitter (UART)

(UART) Block Diagram

Four-Bit Bidirectional Shift Register

Shift Register Counters Shift registers can form useful counters by recirculating a pattern of 0 s and 1 s. A Johnson counter is an example of such a register. A 4-bit Johnson counter can be constructed using a series of D flip-flops as shown.

Shift Register Counter Timing Diagram The timing diagram for the 4-bit Johnson Counter (on the previous slide) is shown below.

Ring Counter A ring counter shifts a single 1 output from each flipflop to the next. A 10-bit ring counter is shown. The output sequence for the circuit is shown on the next slide.

Ring Counter Output Sequence

Security System with VHDL and Verilog

Register Stage Shift Load Bidirectional Key Terms One or more flip-flops used to store and shift data. One storage element in a register. To move binary data from stage to stage within a shift register or other storage device or to move binary data into or out of the device. To enter data in a shift register. Having two directions. In a bidirectional shift register, the stored data can be shifted right or left.

Quiz 1. The shift register that would be used to delay serial data by 4 clock periods is a. c. b. d.

Quiz 2. The circuit shown is a shift register. a. serial-in/serial-out b. serial-in/parallel-out c. parallel-in/serial-out d. parallel-in/parallel-out

Quiz 3. If the SHIFT/LOAD line is HIGH, data is a. loaded immediately b. is loaded on the next CLK c. shifted right on the next CLK d. shifted left on the next CLK

Quiz 4. A 4-bit parallel-in/parallel-out shift register will store data for a. 1 clock period b. 2 clock periods c. 3 clock periods d. 4 clock periods

5. The 74HC164 (shown) has two serial inputs. If data is placed on the A input, the B input a. could serve as an active LOW enable b. could serve as an active HIGH enable c. should be connected to ground d. should be left open CLR CLK Serial inputs (9) (8) A B (1) (2) R Quiz R R R R R R R C C C C C C C C S S S S S S S S (3) (4) (5) (6) (10) (11) (12) (13) Q 0 Q 1 Q 2 Q 3 Q 4 Q 5 Q 6 Q 7

Quiz 6. An advantage of a ring counter over a Johnson counter is that the ring counter a. has more possible states for a given number of flip-flops b. is cleared after each cycle c. allows only one bit to change at a time d. is self-decoding

Quiz 7. A possible sequence for a 4-bit ring counter is a. 1111, 1110, 1101 b. 0000, 0001, 0010 c. 0001, 0011, 0111 d. 1000, 0100, 0010

Quiz 8. The circuit shown is a a. serial-in/parallel-out shift register b. serial-in/serial-out shift register c. ring counter d. Johnson counter FF0 FF1 FF2 FF3 J 0 Q 0 J 1 Q 1 J 2 Q 2 J 3 Q 3 Q 3 C C C C Q K 0 Q 0 K 1 Q 1 K 2 Q 2 K 3 Q 3 3 CLK

Quiz 9. Assume serial data is applied to the 8-bit shift register shown. The clock frequency is 20 MHz. The first data bit will show up at the output in a. 50 ns b. 200 ns c. 400 ns d. 800 ns

Quiz 10. For transmission, data from a UART is sent in a. asynchronous serial form b. synchronous parallel form c. can be either of the above d. none of the above

Answers 1. a 2. c 3. c 4. a 5. b 6. d 7. d 8. d 9. c 10. a