Texas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis

Similar documents
Texas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis

Lucent ORCA OR2C15A-2S208 FPGA Circuit Analysis

Nan Ya NT5DS32M8AT-7K 256M DDR SDRAM

Samsung VTU11A0 Timing Controller

Infineon HYB18T512160AF-3.7 DDR2 SDRAM Circuit Analysis

OV µm Pixel Size Back Side Illuminated (BSI) 5 Megapixel CMOS Image Sensor

NXP t505f Smart Card RFID Die Embedded NOR Flash Die From Smart Card World MIFARE Ultralight C

MediaTek MSD95C0H DTV SoC

Freescale SPC5604BF1CLL6 Embedded NOR Flash with M27V Die Markings 32 Bit Power Architecture Automotive Microcontroller 90 nm Logic Process

STMicroelectronics LSM330DLC inemo Inertial Module: 3D Accelerometer and 3D Gyroscope. MEMS Package Analysis

MagnaChip HV7161SP 1.3 Megapixel CMOS Image Sensor Process Review

STMicroelectronics L6262S BCD-MOS IC Structural Analysis

Layout Analysis Analog Block

STMicroelectronics S550B1A CMOS Image Sensor Imager Process Report

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

VINTAGE STOMP PACKAGE Owner s Manual

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

Physics 323. Experiment # 10 - Digital Circuits

psasic Timing Generator

DM Segment Decoder Driver Latch with Constant Current Source Outputs

FPGA Design. Part I - Hardware Components. Thomas Lenzi

16 Stage Bi-Directional LED Sequencer

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.

BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved

Chapter Contents. Appendix A: Digital Logic. Some Definitions

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

A MISSILE INSTRUMENTATION ENCODER

STMicroelectronics NAND128W3A2BN6E 128 Mbit NAND Flash Memory Structural Analysis

Data Sheet. Electronic displays

PHYS 3322 Modern Laboratory Methods I Digital Devices

LED BASED SNAKE GAME

EECS 270 Midterm 1 Exam Closed book portion Winter 2017

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

Principles of Computer Architecture. Appendix A: Digital Logic

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)

Computer Architecture and Organization

MUX AND FLIPFLOPS/LATCHES

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

COMP2611: Computer Organization. Introduction to Digital Logic

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Chapter 2. Digital Circuits

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

Copyright 2011 by Enoch Hwang, Ph.D. and Global Specialties. All rights reserved. Printed in Taiwan.

GLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION

Instructions. Final Exam CPSC/ELEN 680 December 12, Name: UIN:

GEKCO SUBCARRIER REFERENCE OSCILLATOR MODEL SRO10 OPERATION/SERVICE MANUAL

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

Flip-Flops and Sequential Circuit Design

University of Illinois at Urbana-Champaign

Chapter 4: One-Shots, Counters, and Clocks

Testing Digital Systems II

Spring 2011 Microprocessors B Course Project (30% of your course Grade)

Timing Pulses. Important element of laboratory electronics. Pulses can control logical sequences with precise timing.

AD9884A Evaluation Kit Documentation

Combinational vs Sequential

. The vertical pull-in range is approximately 10 Hz at fv = 60 Hz.

A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology

Reaction Game Kit MitchElectronics 2019

Maintenance/ Discontinued

Chrontel CH7015 SDTV / HDTV Encoder

RS flip-flop using NOR gate

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

6.3 Sequential Circuits (plus a few Combinational)

Sequential Design Basics

Using on-chip Test Pattern Compression for Full Scan SoC Designs

Maintenance/ Discontinued

Synchronization circuit with synchronized vertical divider system for 60 Hz TDA2579C

UNIT V 8051 Microcontroller based Systems Design

IT T35 Digital system desigm y - ii /s - iii

Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler

Chapter 1: Switching Algebra Chapter 2: Logical Levels, Timing & Delays. Introduction to latches Chapter 9: Binary Arithmetic

EE241 - Spring 2005 Advanced Digital Integrated Circuits

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

RS flip-flop using NOR gate

Technical Article. TD350 IGBT driver IC including advanced control and protection functions. Introduction. Device description

Converters: Analogue to Digital

Computer Systems Architecture

Maintenance/ Discontinued

EECS 270 Final Exam Spring 2012

EE262: Integrated Analog Circuit Design

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

IAS0430 MICROPROCESSOR SYSTEMS

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Notes on Digital Circuits

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

Notes on Digital Circuits

DP8212 DP8212M 8-Bit Input Output Port

Logic Design II (17.342) Spring Lecture Outline

ECE 372 Microcontroller Design

Logic Devices for Interfacing, The 8085 MPU Lecture 4

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

A Symmetric Differential Clock Generator for Bit-Serial Hardware

Maintenance/ Discontinued

Integrated Circuit for Musical Instrument Tuners

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Low Power Area Efficient Parallel Counter Architecture

Transcription:

October 11, 2005 Texas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis Table of Contents Introduction...Page 1 List of Figures...Page 4 Device Summary Sheet...Page 7 Schematics... Tab 1 Symbol and Signal Name Conventions... Tab 2 Signal Cross-Reference List... Tab 3 Report Evaluation... Tab 4 For questions, comments, or more information about this report, or for any additional technical needs concerning semiconductor technology, please call Sales at Chipworks. Rev. F4.0

Some of the information in this report may be covered by patents, mask and/or copyright protection. This report should not be taken as an inducement to infringe on these rights. 2005 Chipworks Incorporated This report is provided exclusively for the use of the purchasing organization. It can be freely copied and distributed within the purchasing organization, conditional upon the accompanying Chipworks accreditation remaining attached. Distribution of the entire report outside of the purchasing organization is strictly forbidden. The use of portions of the document for the support of the purchasing organization's corporate interest (e.g., licensing or marketing activities) is permitted, as defined by the fair use provisions of the copyright act. Accreditation to Chipworks must be attached to any portion of the reproduced information.

Texas Instruments OMAP1510CGZG2 Dual-Core Processor Page 4 List of Figures 0.1.1 Package Markings 0.1.2 Package X-Ray 0.1.3 Die Markings 0.1.4a FESEM Image Poly 0.1.4b FESEM Image (High Magnification) Poly 0.2.0 Die Photograph 0.2.1 Annotated Die Photograph 0.2.2 Die Architecture 0.3.1 Buffer 1 Definition 0.3.2 Buffer 2 Definition 0.3.3 Buffer 3 Definition 0.3.4 Buffer 4 Definition 0.3.5 Buffer 5 Definition 0.3.6 DFF 1 Definition 0.3.7 DFF 2 Definition 0.3.8 DFF 3 Definition 0.3.9 DFF 4 Definition 0.3.10 DFF 5 Definition 0.3.11 DFF 6 Definition 0.3.12 DFF 7 Definition 0.3.13 DFF 8 Definition 0.3.14 DFF 9 Definition 0.3.15 Latch1 Definition 0.3.16 Latch2 Definition 0.3.17 Multiplexer 1 Definition 0.3.18 Multiplexer 2 Definition 0.3.19 Multiplexer 3 Definition 0.3.20 Multiplexer 4 Definition 0.3.21 XOR Definition Rev. 4.0 10/11/05 9:40 AM Y:\IRR\Texas_Instruments\OMAP1510CGZG2\CAR-0403-008\Rev_3.0\Report\figlist.doc

Texas Instruments OMAP1510CGZG2 Dual-Core Processor Page 5 2.0.0 Base Oscillator 3.0.0 Clock Selection (Partial) 4.0.0 48MHz APLL 4.1.0 Clock Input 4.2.0 Control Circuit 4.3.0 Phase Detector 4.4.0 Charge Pump 4.5.0 Low-pass Filter 4.6.0 Voltage Control Oscillator 4.7.0 Clock Divider with Output 4.7.1 Signal Drivers 4.7.2 Output Stage 4.8.0 Bias Current Generator 4.9.0 Clock Distribution 5.0.0 Reset Management Circuitry (Partial) 5.1.0 Input Buffer 5.2.0 Partial MPU_RST Input Circuitry 5.3.0 Partial Test Scan Chain Circuitry I 5.4.0 Output Buffer 5.4.1 Level Shifter 5.5.0 Partial RST_OUT Circuitry 5.6.0 Partial Test Circuitry 5.7.0 Partial Test Scan Chain Circuitry II 6.0.0 All-digital PLLs and Clock Management Modules 6.1.0 Input Circuit 6.2.0 Delay Loop Logic 6.3.0 Delay Controller 6.3.1 Delay String Registers 6.3.2 Delay String Decoder 6.3.3 IC Decoder Rev. 4.0 10/11/05 9:40 AM Y:\IRR\Texas_Instruments\OMAP1510CGZG2\CAR-0403-008\Rev_3.0\Report\figlist.doc

Texas Instruments OMAP1510CGZG2 Dual-Core Processor Page 6 6.3.4 IC Registers 6.3.5 Epsilon Controller 6.4.0 Variable Delay Stage 6.4.1 Delay Cell 6.4.2 Delay Line Switch 6.4.3 Variable Delay Line 6.5.0 Commutator 6.6.0 Preset Counter 6.7.0 Phase Detector 6.8.0 Main Clock Controller 6.8.1 Clock Logic I 6.8.2 Clock Logic II 6.8.3 Clock Logic III 6.8.4 Clock Logic IV 6.8.5 Clock Logic V 6.9.0 Clock Management 6.9.1 Clock Processing I 6.9.2 Clock Processing II 6.9.3 Clock Processing III 6.9.4 Clock Processing IV A.1.0 Symbol Conventions A.2.0 Symbol Definitions 1 A.2.1 Symbol Definitions 2 A.3.0 Logic Gate Size Notation A.4.0 Transistor Size Notation A.5.0 Capacitor Size Notation A.6.0 Resistor Size Notation Rev. 4.0 10/11/05 10:52 AM Y:\IRR\Texas_Instruments\OMAP1510CGZG2\CAR-0403-008\Report\figlist.doc

Texas Instruments OMAP1510CGZG2 Dual-Core Processor Report Evaluation We value your business relationship at Chipworks. Your feedback is very important to help us better serve your future needs. Please take a few minutes to complete this evaluation to let us know if you were satisfied with this report. The information you provide will be used to strengthen our service quality program. Please rate Chipworks on this report at the following: On-Line Evaluation Form Or use the attached Report Evaluation Fax Back version on the next page. Rev. 1.0 1/18/05 3:43 PM Y:\IRR\Texas_Instruments\OMAP1510CGZG2\CAR-0403-008\Rev_3.0\CAR-report_evaluation.doc