#P46. Time Domain Reflectometry. Q: What is TDR and how does it work?

Similar documents
Keysight Method of Implementation (MOI) for VESA DisplayPort (DP) Standard Version 1.3 Cable-Connector Compliance Tests Using E5071C ENA Option TDR

Agilent MOI for HDMI 1.4b Cable Assembly Test Revision Jul 2012

Why Engineers Ignore Cable Loss

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

NX APPLICATION NOTE Led Guided Assembly Connector Pinning with Continuity

Procedures Guide. Tektronix. HDMI Sink Instruments Differential Impedance Measurement

De-embedding Gigaprobes Using Time Domain Gating with the LeCroy SPARQ

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

Avoiding False Pass or False Fail

DUT ATE Test Fixture S-Parameters Estimation using 1x-Reflect Methodology

APPLICATION NOTE. Practical Tips for Using Metalic Time Domain Reflectometers (The EZ Way) What is a Time Domain Reflectometer?

Tutorial Session 8:00 am Feb. 2, Robert Schaefer, Agilent Technologies Feb. 2, 2009

Electrical Sampling Modules

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

Electrical Sampling Modules Datasheet 80E11 80E11X1 80E10B 80E09B 80E08B 80E07B 80E04 80E03 80E03-NV

Saving time & money with JTAG

Start Up or Shut Down Hunting Function. Using the Receiver. If there is a short circuit in the cable, it will display as follows:

ENGINEERING COMMITTEE Interface Practices Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE Mainline Pin (plug) Connector Return Loss

Scan. This is a sample of the first 15 pages of the Scan chapter.

ENGINEERING COMMITTEE

SCSI Cable Characterization Methodology and Systems from GigaTest Labs

RF Characterization Report

Getting started with the Time Domain Reflectometer

Using the BHM binaural head microphone

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines

Keysight Technologies Method of Implementation (MOI) for BroadR-Reach Link Segment Tests Using E5071C ENA Option TDR

RF (Wireless) Fundamentals 1- Day Seminar

Data Pattern Generator DG2020A Data Sheet

Switching Solutions for Multi-Channel High Speed Serial Port Testing

DEPARTMENT OF THE ARMY TECHNICAL BULLETIN CALIBRATION PROCEDURE FOR AUTOMATIC VIDEO CORRECTOR TEKTRONIX, MODEL 1440 (NSN )

BUSES IN COMPUTER ARCHITECTURE

B2 Spice A/D Tutorial Author: B. Mealy revised: July 27, 2006

Coherence Measurement between two Signals regarding Timing, Phase and Gain Application Note

At-speed Testing of SOC ICs

Application Note AN-LD09 Rev. B Troubleshooting Low Noise Systems. April, 2015 Page 1 NOISE MEASUREMENT SYSTEM BASELINES INTRODUCTION

DESIGN!!GUIDELINES!!!!!

30 GHz Attenuator Performance and De-Embedment

The characteristics of a video signal and methods to overcome distance limitations

MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100

A Proof of Concept - Challenges of testing high-speed interface on wafer at lower cost

Lab experience 1: Introduction to LabView

Department of Information Technology and Electrical Engineering. VLSI III: Test and Fabrication of VLSI Circuits L.

Interface Practices Subcommittee SCTE STANDARD SCTE Hard Line Pin Connector Return Loss

Analyze Frequency Response (Bode Plots) with R&S Oscilloscopes Application Note

Post Silicon Electrical Validation Lecture 2. Tony Muilenburg

Test Procedure for Common Path Distortion (CPD)

Lab #10: Building Output Ports with the 6811

LA GHz Vector Network Analyser

for Digital IC's Design-for-Test and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ

Procedure for DDR Clock Skew and Jitter Measurements

Agilent N6467A BroadR-Reach Compliance Test Application. Methods of Implementation

What is sync? Why is sync important? How can sync signals be compromised within an A/V system?... 3

Ultra ATA Implementation Guide

Monoblock RF Filter Testing SMA, In-Fixture Calibration and the UDCK

Keysight Technologies De-Embedding and Embedding S-Parameter Networks Using a Vector Network Analyzer. Application Note

LAN Network Tester. Operating Manual. Part No TRIAX - your ultimate connection

Agilent N5431A XAUI Electrical Validation Application

MclNTOSH MODEL C-4 and C-4P

CONTENTS. Troubleshooting 1

SC8108-A. NetWork Cable Tester. User Operation Manual. Taking Its Source At Sanling Science & Technology Good helper to network

Chapter 6 Tuners. How is a tuner build: In it's most simple form we have an inductor and a capacitor. One in shunt and one in series.

Dual Link DVI Receiver Implementation

Operators Manual For. PI-3105 Multi-Channel Data Acquisition System. PI-Controller Software

Tektronix Inc. DisplayPort Standard

Homework 6 March 23, 2013

ENGINEERING COMMITTEE

Agilent N6465A emmc Compliance Test Application

Troubleshooting Your Design with the TDS3000C Series Oscilloscopes

Agilent E4887A HDMI TMDS Signal Generator Platform

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

Simulation Mismatches Can Foul Up Test-Pattern Verification

AN4184 Application note

TSIU03: Lab 3 - VGA. Petter Källström, Mario Garrido. September 10, 2018

Pre-bid Supplement #01 Communications Specifications and Additional Scope Project Bid: CM Date: 05/26/2017

Oscilloscope Guide Tektronix TDS3034B & TDS3052B

INPUT OUTPUT GAIN DELAY. Hue Candela Strobe Controller. Hue Candela s STROBE CONTROLLER. Front Panel Actual Size 7 ¼ By 4 ¾ POWER. msec SEC 10 1.

RF Characterization Report

VNS2200 Amplifier & Controller Installation Guide

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

Datasheet SHF A

Keysight N6467A/N6467B BroadR-Reach Compliance Test Application. Methods of Implementation

SUBMILLIMETER ARRAY PROJECT TECHNICAL MEMO 159

TROUBLESHOOTING DIGITALLY MODULATED SIGNALS, PART 2 By RON HRANAC

Data Pattern Generator

Limitations of a Load Pull System

1.2 General Description

PicoScope 9300 Series migration guide

Fields and Waves I Preparation Assignment for Project 2 Due at the start of class.

This Errata Sheet contains corrections or changes made after the publication of this manual.

Application Note AN39

Manual Version Ver 1.0

successive approximation register (SAR) Q digital estimate

Product Specifications

A Simple, Yet Powerful Method to Characterize Differential Interconnects

MICROMASTER Encoder Module

Quick Start. RSHS1000 Series Handheld Digital Oscilloscope

Kramer Electronics, Ltd. USER MANUAL. Model: Cobra Skew Module Board For the Cobra R1300A / R1300S2

INTRODUCTION This procedure should only be performed if the instrument fails to meet the Performance Check tests for Output Zero or Offset Accuracy

FSI Calibration Guide Using I1 / LightSpace / Resolve

Intelligent Pendulum Hardness Tester BEVS 1306 User Manual

Transcription:

#P46 Time Domain Reflectometry is a technique used to determine the signal s distance from source to load. The delay found inherent in the environment can be compensated for through automatic calibration, and the benefit obtained is that it enables the user to verify that his signal paths to the DUT are equivalent (for up to three feet of cabling). Hilevel software supports TDR, and indeed, we have employed this methodology as early as the 1980s. Q: What is TDR and how does it work? Time Domain Reflectometry To make the measurement, the DUT itself should not be installed; no termination should be connected when applying the TDR. The reason for this is that the TDR measurements are predicted on an infinite load at the destination. The system checks for the presence of a DUT and will issue warning(s). However, for diagnostic purposes, one may be able to defeat the warnings. The Hilevel system has both a driver as well as a receiver at its Source. The driver sends out a signal that will be reflected at the end of the wire (Destination). The receiver monitoring the signal will set its threshold at 150% of the sourced signal. Why? When the signal is reflected at the end of the cable, the signal s strength will double, and this effect is reflected back to its Source. Since the source impedance equates to the characteristic impedance of the cable, there will not be another reflection from the source back to the destination. You must have a.set file loaded into the software and be on the tester to perform the TDR check. To begin, open the Check-up sidebar of the Presto software and click the TDR Check icon, which invokes the TDR window. See the figures below.

When it has been completed, the window changes to the example seen below. When using cables to interface to your DUT, say, on a probe station or to a handler, TDR check can be used to verify that the delay caused by cable length will be compensated for. Indeed, use of TDR will benefit users even when not using cables, because it will check for differences in wire lengths on the DUT board. You need to have your SET file loaded so the software knows which pins you are using. TDR calibration window after calibrating What Happens During TDR Check? The figures that follow depict the circuit and the signal strength as a function of time. The following characters represent key points on the transmission line: S = Source of signal M = Midpoint D = Destination (end of cable or line)

Time 0: All is quiet, no signal applied Time 1: Tester driver generates a half-strength signal Time 2: Signal reaches Midpoint M Time 3: Signal reaches Destination D, end of line

Time 4: Signal at double (full) amplitude is reflected back Time 5: Reflected signal reaches Midpoint M Time 6: Reflected signal reaches source; receiver goes high By sweeping a compare strobe in the time domain, we can determine the moment when the reflected signal reaches the Source. The distance in time is thus computed as follows: Delta t = Stimulus time Receive time The time pertaining to the calibration is half of this, since the above measures the time for the signal to traverse both directions. Hence: TDR time = (Stimulus time Receive time)/2 There are two compensations that go on (or at least could go on) with the TDR: A) Compensation due to pin-to-pin skew. B) Compensation due to signal delay due to cable length. The former (A) is compensated by means of programmable pin-to-pin compensation logic. The latter (B) is compensated by merely adding this delay time to the delay time for the part. Hence, if a strobe is programmed to occur at X and the TDR time is Y, then the final strobe time is X+Y.

So how well does this work? This all comes down to comparing into the next cycle. Hilevel systems are able to compare up to 12ns into the next cycle. This will compensate for the delay introduced by some cables, but not in every case. And the determination of just how much can be handled automatically is dependant largely on cable length. Let s look at how to calculate this. The basic formula and its components are: Length of cable X 2 X Delay in cable 12ns Delay introduced by cable is approximately 1.5ns/foot. Therefore, for a 3-foot cable, the calculation is: 3' X 2 X 1.5ns = 9ns This falls within the 12ns limitation and compare strobes should function normally to the end of the cycle. For a 12-foot cable, the calculation is: 12 X 2 X 1.5ns = 36ns 36ns 12ns = 24ns In this case, compare strobes should not be assigned to the last 24ns of the cycle. If it is critical that compares be done within this 24ns, it may be necessary to either reduce the input delay timing closer to the beginning of the cycle, or to move the expected output data (using external editor and retranslating) to the next vector, which will allow you to compare in the first part of the following cycle. See also: Q'nApp #P18 on Prober Fixtures Q'nApp #P60: Calibration and Diagnostics 2016 HILEVEL Technology Inc.