Using AMI Retimer Models in ADS ChannelSim

Similar documents
Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

CS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger.

New Serial Link Simulation Process, 6 Gbps SAS Case Study

Digital Audio Design Validation and Debugging Using PGY-I2C

ECT 224: Digital Computer Fundamentals Digital Circuit Simulation & Timing Analysis

SDLA Visualizer Serial Data Link Analysis Visualizer Software Printable Application Help

Analyzing Modulated Signals with the V93000 Signal Analyzer Tool. Joe Kelly, Verigy, Inc.

More Digital Circuits

1. Convert the decimal number to binary, octal, and hexadecimal.

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

Laboratory 4. Figure 1: Serdes Transceiver

LAX_x Logic Analyzer

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

High Speed Link Simulator Stateye and Matlab. EE Dr Samuel Palermo

Altera s Max+plus II Tutorial

Final Exam review: chapter 4 and 5. Supplement 3 and 4

SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

RAPID SOC PROOF-OF-CONCEPT FOR ZERO COST JEFF MILLER, PRODUCT MARKETING AND STRATEGY, MENTOR GRAPHICS PHIL BURR, SENIOR PRODUCT MANAGER, ARM

Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies

Eye Doctor II Advanced Signal Integrity Tools

Logic Design II (17.342) Spring Lecture Outline

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences

Duobinary Transmission over ATCA Backplanes

Agilent EEsof EDA.

System-Level Timing Closure Using IBIS Models

Combinational / Sequential Logic

Advanced Design System Feburary 2011 Channel Simulation

Radar Signal Processing Final Report Spring Semester 2017

SERDES Eye/Backplane Demo for the LatticeECP3 Versa Evaluation Board User s Guide

AN 776: Intel Arria 10 UHD Video Reference Design

DC Ultra. Concurrent Timing, Area, Power and Test Optimization. Overview

Task 4_B. Decoder for DCF-77 Radio Clock Receiver

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

Figure 1: Feature Vector Sequence Generator block diagram.

Contents Slide Set 6. Introduction to Chapter 7 of the textbook. Outline of Slide Set 6. An outline of the first part of Chapter 7

B2 Spice A/D Tutorial Author: B. Mealy revised: July 27, 2006

Automatic Projector Tilt Compensation System

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

Troubleshooting EMI in Embedded Designs White Paper

Field Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department. Darius Gray

IBIS-AMI Post-Simulation Analysis

ENGINEERING COMMITTEE Interface Practices Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE

Why Engineers Ignore Cable Loss

Agilent E4430B 1 GHz, E4431B 2 GHz, E4432B 3 GHz, E4433B 4 GHz Measuring Bit Error Rate Using the ESG-D Series RF Signal Generators, Option UN7

De-embedding Gigaprobes Using Time Domain Gating with the LeCroy SPARQ

55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.

Switching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)

UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas

LAB 3 Verilog for Combinational Circuits

SV1C Personalized SerDes Tester

ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6

Designing High Performance Interposers with 3-port and 6-port S-parameters

GALILEO Timing Receiver

Digital Front End (DFE) Training. DFE Overview

EE178 Lecture Module 4. Eric Crabill SJSU / Xilinx Fall 2005

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

Oscilloscopes, logic analyzers ScopeLogicDAQ

Synchronization Issues During Encoder / Decoder Tests

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

EE273 Lecture 11 Pipelined Timing Closed-Loop Timing November 2, Today s Assignment

MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100

IT T35 Digital system desigm y - ii /s - iii

TV Synchronism Generation with PIC Microcontroller

A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology

CS 254 DIGITAL LOGIC DESIGN. Universal Asynchronous Receiver/Transmitter

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

VID_OVERLAY. Digital Video Overlay Module Rev Key Design Features. Block Diagram. Applications. Pin-out Description

Dual Link DVI Receiver Implementation

UG0651 User Guide. Scaler. February2018

Display Interfaces. Display solutions from Inforce. MIPI-DSI to Parallel RGB format

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

Department of Electrical and Computer Engineering University of Wisconsin Madison. Fall Final Examination CLOSED BOOK

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.

SignalTap Plus System Analyzer

Using on-chip Test Pattern Compression for Full Scan SoC Designs

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 07 July p-issn:

Decade Counters Mod-5 counter: Decade Counter:

IJMIE Volume 2, Issue 3 ISSN:

Chapter 5: Synchronous Sequential Logic

HDMI 1.3 Demystified

Experiment: FPGA Design with Verilog (Part 4)

6. Sequential Logic Flip-Flops

RF4432 wireless transceiver module

A Simple, Yet Powerful Method to Characterize Differential Interconnects

Clarke and Inverse ClarkeTransformations Hardware Implementation. User Guide

Experiment # 4 Counters and Logic Analyzer

LSN 12 Shift Registers

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

SWITCH: Microcontroller Touch-switch Design & Test (Part 2)

Design for Testability

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

Keysight E4729A SystemVue Consulting Services

Final Exam CPSC/ECEN 680 May 2, Name: UIN:

Transcription:

Retimer Models in ADS ChannelSim Jan. 23, 2012 John Baprawski John.baprawski@gmail.com www.johnbaprawski.com 323-952-4914 1

Designing an AMI Retimer in SystemVue Use the SystemVue 2011.10 workspace AMI_Retimer_System.wsv. The associated Visual Studio Solution is AMI_Retimer_System. Observe the AMI_System_Schematic. This is a generic schematic relevant for any Retimer design. There are two channels. There are four AMI models. The Retimer Rx/Tx models are between the two channels. The TxCTLE model is at the input of Channel 1. The RxFFE_CDR_DFE model is at the output of Channel 2. 2

Designing an AMI Retimer in SystemVue Note that this schematic has test points before and after each channel, between the Retimer Rx/Rx models and at the final Rx AMI model output. The AMI models TxCTLE, Retimer_Rx, Retimer_Tx, and RxFFE_CDR_DFE are subnetworks that are designed and plugged into this schematic. Follow existing SystemVue practices for designing and testing these subnetworks. The Channels are S-Parameter channels. Here, both Channels are the same. Follow existing SystemVue practices for importing S-Parameter files. Each Channel should be characterized for its Impulse response when needed by the AMI models. These Channels are analyzed in the SerDes_Channel folder. The Channel Impulse response should be truncated to a shorter length using the Calculate_Channel_Impulse equations. 3

Designing an AMI Retimer in SystemVue Custom models are used in the Retimer_Rx design: ClockRecovery and DataRecovery. These models are loaded into SystemVue using the dll at AMI_Retimer_Demo\Retimer_Models\ReleaseSystemVue\Retimer_Models.dll The Retimer_Rx design has this schematic: DataRecovery implements waveform retiming (for input jitter removal) using an internally derived clock and resampling between the clock edges. ClockRecovery implements clock recovery based on input signal zero crossing detection and provides output delayed waveform, clock times, and clock. These models provide infinitesimal timing resolution on waveform zero crossings. Documentation on these models is available. 4

Designing an AMI Retimer in SystemVue When the SerDes Retimer system design is complete, follow the established practice to export the AMI models to C++ code. First export the Retimer AMI models as C++ SystemVue models. This is done with the CodeGen_Validation code generator. After export, use these custom C++ SystemVue models in place of the Retimer subnetwork models. This validation step ensures that the generated C++ code works the same as expected with the subnetwork models. Next export the Retimer AMI subnetwork models as C++ AMI models. This is done with the AMI_Retimer_CodeGen code generator. Be sure to compile and link in Release mode for customer delivery. This step generates the necessary files for AMI model use in the ChannelSim. Each model has files *.ami, *_ibs.txt, *.dll (32-bit Windows), *_64.dll (for 64-bit Windows), *.so (for Linux). 5

Retimer models in ADS ChannelSim Use the AMI Retimer models in the ADS Channel Sim. Use the ADS 2011.10 workspace AMI_Retimer_System_wrk. The AMI Retimer models are used in ADS by copying the relevant files from the AMI_Retimer_System Visual Studio project to the ADS workspace data directory (AMI_Retimer_System_wrk\data). These files were copied: AMI_Retimer_System\ReleaseAMI\Retimer_Rx.dll, Retimer_Tx.dll, RxFFE_CDR_DFE.dll, TxCTLE.dll AMI_Retimer_System\AMI\Retimer_Rx\Retimer_Rx.ami AMI_Retimer_System\AMI\Retimer_Tx\Retimer_Tx.ami AMI_Retimer_System\AMI\RxFFE_CDR_DFE\RxFFE_CDR_DFE.ami AMI_Retimer_System\AMI\TxCTLE\TxCTLE.ami Additionally, these files are copied from the AMI_Redriver_System Visual Studio project: AMI_Redriver_System\ReleaseAMI\AMI_Rx_Through.dll, AMI_Tx_Through.dll AMI_Redriver_System\AMI\AMI_Rx_Through\AMI_Rx_Through.ami AMI_Redriver_System\AMI\AMI_Tx_Through\AMI_Tx_Through.ami 6

Retimer models in ADS ChannelSim The AMI models are used in ADS by setting up *.ibs files. These files were setup: AMI_Channel_1_Tx.ibs: Used for the Channel 1 Tx_AMI model (uses model TxCTLE) AMI_Channel_2_Rx.ibs: Used for the Channel 2 Rx_AMI model (uses model RxFFE_CDR_DFE) AMI_Rx_Through.ibs: Rx_AMI through model (uses model AMI_Rx_Through) AMI_Tx_Through.ibs: Tx_AMI through model (uses model AMI_Tx_Through) Retimer.ibs: AMI Retimer model (uses models Retimer_Rx and Retimer_Tx) 7

Retimer models in ADS ChannelSim The AMI Retimer simulation flow in ADS 2011.10 is described here: Rx bits output / Tx bits input A Retimer AMI model consists of two back-to-back regular AMI models which represent receiving and transmitting parts of the device Each half model has its own.ami and.dll (or.so) files. Both models are contained in the same.ibs file. The.ami and.dll files of the Rx part are specified under the [Algorithmic Model] keyword in the Rx model section of the.ibs file. The.ami and.dll files of the Tx part are specified under the [Algorithmic Model] keyword in the Tx model section. Rx AMI_Init takes upstream channel impulse matrix as input. Tx AMI_Init takes downstream channel impulse matrix as input. Rx algorithmic model s output waveform is the input signal to the Tx algorithmic model. If Rx DLL generates clock times, they will be ignored by simulator. Retimer can be cascaded in a channel. 8

Retimer models in ADS ChannelSim The workspace folder view is shown to the right. The AMI Retimer simulation in ADS 2011.10 is split into 2 parts. The AMI Retimer simulation process is similar to the Redriver process defined in the Retimer_Release_doc.docx document. The first part is with schematic Retimer_Part1. The second part is with schematic Retimer_Part2. 9

Retimer models in ADS ChannelSim Retimer_Part1 schematic. The Tx_AMI models uses the AMI_Channel_1_Tx.ibs file. The Rx_AMI model uses the Retimer.ibs file The channel is the 4 port representation of the 2 port channel used in the SystemVue simulations. Variable debug_outputretimerclock=1 results in saving the ChannelSim output of the Rx_AMI model for use as the Tx_AMI model input in the Part 2 simulation. It produces this file in the data directory: retimer1.txt

Retimer models in ADS ChannelSim Retimer_Part2 schematic. The Tx_AMI uses the Retimer.ibs file. The Rx_AMI model uses the AMI_Channel_2_Rx.ibs file. The channel is the same as used in Part 1. Variable debug_inputretimerclock=1 results in using file retimer1.txt, which was saved in the Part 1 simulation, as the input to the Tx_AMI model. Jitter inherent in clocktimes from the Retimer_Rx AMI model Part 1 simulation is retained in the input to the Retimer_Tx AMI model Part 2 simulation

Retimer models in ADS ChannelSim Note on using 4 Port S-Parameters in place of a detail channel design. The detail 4-port differential channel is shown in the schematic SParam_4Port_test 12 For convenient and fast Channel Simulation, it is often desirable to convert the detail channel design into its equivalent 4-port S-Parameter file. This conversion is done using the SParam_4Port_test schematic and the Tools > Data File Tool with Write data file from dataset enabled to generate the PCI_sparam_2.s4p file which is used in the AMI Retimer simulations.

Retimer models in ADS ChannelSim Note on using 2 Port S-Parameters in place of a detail channel design for use in SystemVue. Typically, one starts with ADS to characterize the SerDes channel of interest to obtain its 2 port S-Parameter data for use in SystemVue The PCI_Sparam_2.s2p data used in SystemVue was obtained from the SParam_test schematic. That schematic uses the detail 4-port differential channel. The 4-port channel is converted to 2-port S-Parameters using the Tools > Data File Tool with Write data file from dataset enabled to generate the PCI_sparam_2.s2p file. Notice the use of the Balun4Ports to convert from the 4 port channel to a 2 port channel. 13

Retimer models in ADS ChannelSim With the AMI Retimer models operable in the Part 1 and Part 2 schematics, full validation is required before the final AMI Retimer models can be bundled with all associated files and documentation for delivery to customers. The validation process may require iterations between all the processes discussed in this presentation. It is important to be clear on the sequential validation process to minimize confusion or extra work. BE SURE TO ONLY DELIVER TO COSTOMERS DLLs THAT ARE BUILT (compiled and linked) FOR THE RELEASE MODE and not the DEBUG MODE. 14

15 About John Baprawski John Baprawski is Systems Engineer with over 35 years designing RF and communications systems and EDA system design products for the RF, Communications, and High Speed Digital markets. John was formerly with Agilent EEsof for 22 year as the R&D manager who led the R&D team for development of system level design tools. Currently, John is a consulting engineer for modeling high speed digital (HSD) integrated circuits (ICs) based on the industry Input/Output Buffer Information Specification (IBIS) Algorithmic Model Interface (AMI) standard. John Baprawski can be contacted through his Web site: http://www.johnbaprawski.com; his Linked-In Web page www.linkedin.com/pub/john-baprawski/13/725/302; or by email at john.baprawski@gmail.com