SN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

Similar documents
SN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

74ACT11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SN54AHCT374, SN74AHCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Using DLP LightCrafter 4500 Triggers to Synchronize Cameras to

SN54ALS374A, SN54AS374, SN74ALS374A, SN74AS374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR

These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input. ORDERING INFORMATION ORDERABLE PART NUMBER

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74ACT2226, SN74ACT2228 DUAL 64 1, DUAL CLOCKED FIRST-IN, FIRST-OUT MEMORIES

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74F161AN SN74F161AN

SN54ACT564, SN74ACT564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

description/ordering information

SN54ALS564B, SN74ALS564B OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54ACT16374, 74ACT BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54ABT377, SN74ABT377A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

description V CC 8Q 8D 7D 7Q 6Q 6D 5D 5Q CLK OE 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND 2D 2Q 3Q 3D 4D 8D 7D 7Q 6Q 6D 5D 8Q CLK

SN54ABT823, SN74ABT823 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

CD74FCT374 BiCMOS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

description/ordering information

description/ordering information

description/ordering information

SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

description/ordering information

DLP Discovery Applications FPGA Pattern Generator Design. User's Guide

SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

DLP LightCrafter Display 4710 EVM User s Guide

description/ordering information

SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

AN-1729 DP83640 IEEE 1588 PTP Synchronized Clock Output

Q&A Watchdog Timer Configuration for DRV3205-Q1

LMH0024. LMH V SMPTE 259M / 344M Adaptive Cable Equalizer. Literature Number: SNLS210F

TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL

SN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER

Test Report TIDA /14/2014. Test Report For TIDA Aptina Automotive Camera Module 02/14/2014

Dual Link DVI Receiver Implementation

LMH0302 LMH0302 3Gbps HD/SD SDI Cable Driver

ADC0804C, ADC BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS

3V Video Amplifier with 6dB Gain and Filter in SC70

SN74ABT18502 SCAN TEST DEVICE WITH 18-BIT REGISTERED BUS TRANSCEIVER

COP820CJ Application Note 953 LCD Triplex Drive with COP820CJ

LMH0344 LMH Gbps HD/SD SDI Adaptive Cable Equalizer

Timing Analysis of Synchronous and Asynchronous Buses

SN74AUC2G79 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

Technical Documents. Simplified Block Diagram. 3 rd -Order LPF with. 5 MHz, 7.5 MHz, 10 MHz, and 12.5 MHz. CW Mixer Reference. CW Current Outputs

1 Gbps to 4.25 Gbps Limiting Amplifier With LOS and RSSI

Is Now Part of To learn more about ON Semiconductor, please visit our website at

3.3V CMOS DUAL J-K FLIP-FLOP WITH SET AND RESET, POSITIVE-EDGE TRIG- GER, AND 5 VOLT TOLERANT I/O DESCRIPTION:

TGL2210-SM_EVB GHz 100 Watt VPIN Limiter. Product Overview. Key Features. Applications. Functional Block Diagram. Ordering Information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

QPC6222SR GENERAL PURPOSE DPDT TRANSFER SWITCH. Product Overview. Key Features. Functional Block Diagram. Applications. Ordering Information

TGL2209 SM 8 12 GHz 50 Watt VPIN Limiter

155 Mbps to 4.25 Gbps Limiting Amplifier With LOS and RSSI

LMH6586 LMH x16 Video Crosspoint Switch

ScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company

DATASHEET ISL Features. Applications. Ordering Information. Typical Application Circuit. MMIC Silicon Bipolar Broadband Amplifier

74F273 Octal D-Type Flip-Flop

QPL6216TR7 PRELIMINARY. Product Description. Feature Overview. Functional Block Diagram. Applications. Ordering Information. High-Linearity SDARS LNA

National s Clock Design Tool v1.1 Instructions

RB751S40T5G. Schottky Barrier Diode 40 V SCHOTTKY BARRIER DIODE

TGA2807-SM TGA2807. CATV Ultra Linear Gain Amplifier. Applications. Ordering Information. CATV EDGE QAM Cards CMTS Equipment

TGL2203 Ka-Band 1 W VPIN Limiter

TGA4541-SM Ka-Band Variable Gain Driver Amplifier

TCP-3039H. Advance Information 3.9 pf Passive Tunable Integrated Circuits (PTIC) PTIC. RF in. RF out

SN74ACT CLOCKED FIRST-IN, FIRST-OUT MEMORY

General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz

Obsolete Product(s) - Obsolete Product(s)

TIL311 HEXADECIMAL DISPLAY WITH LOGIC

General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz

ABSTRACT. List of Tables 1 Excitation, Sample/Hold, and Direct Comparator Input Configurations DCM Register Configuration...

DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock

NSR0130P2. Schottky Barrier Diode 30 V SCHOTTKY BARRIER DIODE

74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

TGA GHz 30W GaN Power Amplifier

TGA2218-SM GHz 12 W GaN Power Amplifier

TGA2238-CP 8 11 GHz 50 W GaN Power Amplifier

LMH0344 3Gbps HD/SD SDI Adaptive Cable Equalizer

BAS40-04LT1G, SBAS40-04LT1G. Dual Series Schottky Barrier Diode 40 VOLTS SCHOTTKY BARRIER DIODES

General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz

General purpose low noise wideband amplifier for frequencies between DC and 750 MHz

QSB34GR / QSB34ZR / QSB34CGR / QSB34CZR Surface-Mount Silicon Pin Photodiode

DATA SHEET. NEC's L-BAND 4W HIGH POWER SPDT SWITCH IC

INTEGRATED CIRCUITS DATA SHEET. TDA4510 PAL decoder. Product specification File under Integrated Circuits, IC02

EL1881. Features. Sync Separator, Low Power. Applications. Pinout. Demo Board. Data Sheet September 15, 2011 FN7018.2

TGA2239. Product Description. Product Features. Functional Block Diagram. Applications. Ordering Information. Part No.

Interfacing the TLC5510 Analog-to-Digital Converter to the

TFP403 TI PanelBus DIGITAL RECEIVER

Data Sheet of SAW Components

Is Now Part of To learn more about ON Semiconductor, please visit our website at

DATASHEET EL1883. Features. Applications. Ordering Information. Demo Board. Pinout. Sync Separator with Horizontal Output. FN7010 Rev 2.

Maintenance/ Discontinued

TA48M025F,TA48M03F,TA48M033F TA48M0345F,TA48M04F,TA48M05F

RF1119ATR7. SP4T (Single Pole Four Throw Switch) Product Overview. Key Features. Functional Block Diagram. Applications. Ordering Information

Transcription:

Operating Range 2-V to 5.5-V V CC Contain Eight Flip-Flops With Single-Rail Outputs Direct Clear Input Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Latch-Up Performance Exceeds 250 ma Per JESD 17 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 1000-V Charged-Device Model (C101) description/ordering information These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. SN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS376G JUNE 1997 REVISED JULY 2003 SN54AHC273...J OR W PACKAGE SN74AHC273... DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW) SN54AHC273... FK PACKAGE (TOP VIEW) 2D 2Q 3Q 3D 4D CLR 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND 1 2 3 4 5 6 7 8 9 10 1D 1Q CLR 5Q 5D 8Q 3 4 2 1 20 19 18 5 6 7 8 17 16 15 14 9 10 11 12 13 4Q GND CLK 20 19 18 17 16 15 14 13 12 11 V CC V CC 8Q 8D 7D 7Q 6Q 6D 5D 5Q CLK 8D 7D 7Q 6Q 6D TA ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING PDIP N Tube SN74AHC273N SN74AHC273N SOIC DW Tube SN74AHC273DW Tape and reel SN74AHC273DWR AHC273 40 C to85 C SOP NS Tape and reel SN74AHC273NSR AHC273 SSOP DB Tape and reel SN74AHC273DBR HA273 TSSOP PW Tube SN74AHC273PW Tape and reel SN74AHC273PWR HA273 TVSOP DGV Tape and reel SN74AHC273DGVR HA273 CDIP J Tube SNJ54AHC273J SNJ54AHC273J 55 C to 125 C CFP W Tube SNJ54AHC273W SNJ54AHC273W LCCC FK Tube SNJ54AHC273FK SNJ54AHC273FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

SN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS376G JUNE 1997 REVISED JULY 2003 FUNCTION TABLE (each flip-flop) INPUTS OUTPUT CLR CLK D Q L X X L H H H H L L H L X Q0 logic diagram (positive logic) 11 CLK 1D 2D 3D 4D 5D 6D 7D 8D 3 4 7 8 13 14 17 18 1D 1D 1D 1D 1D 1D 1D 1D C1 C1 C1 C1 C1 C1 C1 C1 R R R R R R R R CLR 1 2 5 6 9 12 15 16 19 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q logic diagram, each flip-flop (positive logic) C C D TG C C TG TG C C Q CLK(I) C TG C C C R 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS376G JUNE 1997 REVISED JULY 2003 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, V CC.......................................................... 0.5 V to 7 V Input voltage range, V I (see Note 1).................................................. 0.5 V to 7 V Output voltage range, V O (see Note 1)........................................ 0.5 V to V CC + 0.5 V Input clamp current, I IK (V I < 0)........................................................... 20 ma Output clamp current, I OK (V O < 0 or V O > V CC )............................................ ±20 ma Continuous output current, I O (V O = 0 to V CC ).............................................. ±25 ma Continuous current through V CC or GND................................................... ±75 ma Package thermal impedance, θ JA (see Note 2): DB package................................. 70 C/W DGV package................................ 92 C/W DW package................................. 58 C/W N package................................... 69 C/W NS package................................. 60 C/W PW package................................. 83 C/W Storage temperature range, T stg................................................... 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51-7. recommended operating conditions (see Note 3) SN54AHC273 SN74AHC273 UNIT MIN MAX MIN MAX VCC Supply voltage 2 5.5 2 5.5 V VCC = 2 V 1.5 1.5 VIH High-level input voltage VCC = 3 V 2.1 2.1 V VCC = 5.5 V 3.85 3.85 VCC = 2 V 0.5 0.5 VIL Low-level input voltage VCC = 3 V 0.9 0.9 V VCC = 5.5 V 1.65 1.65 VI Input voltage 0 5.5 0 5.5 V VO Output voltage 0 VCC 0 VCC V VCC = 2 V 50 50 A IOH High-level output current VCC = 3.3 V ± 0.3 V 4 4 VCC = 5 V ± 0.5 V 8 8 ma VCC = 2 V 50 50 A IOL Low-level output current VCC = 3.3 V ± 0.3 V 4 4 t/ v Input transition rise or fall rate VCC = 5 V ± 0.5 V 8 8 VCC = 3.3 V ± 0.3 V 100 100 VCC = 5 V ± 0.5 V 20 20 TA Operating free-air temperature 55 125 40 85 C NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. ma ns/v POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

SN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS376G JUNE 1997 REVISED JULY 2003 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCC TA = 25 C SN54AHC273 SN74AHC273 MIN TYP MAX MIN MAX MIN MAX 2 V 1.9 1.9 1.9 IOH = 50 A 3 V 2.9 2.9 2.9 VOH 4.5 V 4.4 4.4 4.4 V IOH = 4 ma 3 V 2.58 2.48 2.48 IOH = 8 ma 4.5 V 3.94 3.8 3.8 2 V 0.1 0.1 0.1 IOL = 50 A 3 V 0.1 0.1 0.1 VOL 4.5 V 0.1 0.1 0.1 V IOL = 4 ma 3 V 0.36 0.5 0.44 IOL = 8 ma 4.5 V 0.36 0.5 0.44 II VI = 5.5 V or GND 0 V to 5.5 V ±0.1 ±1* ±1 A ICC VI = VCC or GND, IO = 0 5.5 V 4 40 40 A Ci VI = VCC or GND 5 V 2.5 10 10 pf * On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V. timing requirements over recommended operating free-air temperature range, V CC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1) tw tsu Pulse duration Setup time TA = 25 C MIN SN54AHC273 MAX MIN MAX TA = 25 C MIN SN74AHC273 MAX MIN CLR low 5 6 5 6 CLK high or low 5 6.5 5 6.5 Data before CLK 5.5 6.5 5.5 6.5 CLR before CLK 2.5 2.5 2.5 2.5 th Hold time, data after CLK 1.5 2 1 1 ns MAX UNIT UNIT ns ns timing requirements over recommended operating free-air temperature range, V CC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) tw tsu Pulse duration Setup time TA = 25 C MIN SN54AHC273 MAX MIN MAX TA = 25 C MIN SN74AHC273 MAX MIN CLR low 5 5 5 5 CLK high or low 5 5 5 5 Data before CLK 4.5 4.5 4.5 4.5 CLR before CLK 2 2 2 2 th Hold time, data after CLK 1.5 2 1 1 ns MAX UNIT ns ns 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS376G JUNE 1997 REVISED JULY 2003 switching characteristics over recommended operating free-air temperature range, V CC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1) PARAMETER fmax FROM TO LOAD TA = 25 C SN54AHC273 SN74AHC273 (INPUT) (OUTPUT) CAPACITANCE MIN TYP MAX MIN MAX MIN MAX CL = 15 pf 75* 120* 65* 65 CL = 50 pf 50 75 45 45 tphl CLR Q CL = 15 pf 8.9* 13.6* 1* 16* 1 16 ns tplh tphl CLK Q CL = 15 pf 8.7* 13.6* 1* 16* 1 16 8.7* 13.6* 1* 16* 1 16 tphl CLR Q CL = 50 pf 11.4 17.1 1 19.5 1 19.5 ns tplh 11.2 17.1 1 19.5 1 19.5 CLK Q CL = 50 pf ns tphl 11.2 17.1 1 19.5 1 19.5 tsk(o) CL = 50 pf 1.5** 1.5 ns * On products compliant to MIL-PRF-38535, this parameter is not production tested. ** On products compliant to MIL-PRF-38535, this parameter does not apply. switching characteristics over recommended operating free-air temperature range, V CC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) PARAMETER fmax FROM TO LOAD TA = 25 C SN54AHC273 SN74AHC273 (INPUT) (OUTPUT) CAPACITANCE MIN TYP MAX MIN MAX MIN MAX CL = 15 pf 120* 165* 100* 100 CL = 50 pf 80 110 70 70 tphl CLR Q CL = 15 pf 5.2* 8.5* 1* 10* 1 10 ns tplh tphl CLK Q CL = 15 pf 5.8* 9* 1* 10.5* 1 10.5 5.8* 9* 1* 10.5* 1 10.5 tphl CLR Q CL = 50 pf 6.7 10.5 1 12 1 12 ns tplh 7.3 11 1 12.5 1 12.5 CLK Q CL = 50 pf ns tphl 7.3 11 1 12.5 1 12.5 tsk(o) CL = 50 pf 1** 1 ns * On products compliant to MIL-PRF-38535, this parameter is not production tested. ** On products compliant to MIL-PRF-38535, this parameter does not apply. noise characteristics, V CC = 5 V, C L = 50 pf, T A = 25 C (see Note 4) PARAMETER SN74AHC273 MIN TYP MAX VOL(P) Quiet output, maximum dynamic VOL 0.7 V VOL(V) Quiet output, minimum dynamic VOL 0.7 V VOH(V) Quiet output, minimum dynamic VOH 4.7 V VIH(D) High-level dynamic input voltage 3.5 V VIL(D) Low-level dynamic input voltage 1.5 V NOTE 4: Characteristics are for surface-mount packages only. operating characteristics, T A = 25 C UNIT MHz ns UNIT MHz ns UNIT PARAMETER TEST CONDITIONS TYP UNIT Cpd Power dissipation capacitance No load, f = 1 MHz 31 pf POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5

SN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS376G JUNE 1997 REVISED JULY 2003 PARAMETER MEASUREMENT INFORMATION From Output Under Test CL (see Note A) Test Point From Output Under Test CL (see Note A) RL = 1 kω S1 VCC Open GND TEST tplh/tphl tplz/tpzl tphz/tpzh Open Drain S1 Open VCC GND VCC LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS Input 50% VCC tw 50% VCC VCC 0 V Timing Input Data Input tsu 50% VCC th 50% VCC 50% VCC VCC 0 V VCC 0 V VOLTAGE WAVEFORMS PULSE DURATION VOLTAGE WAVEFORMS SETUP AND HOLD TIMES Input In-Phase Output Out-of-Phase Output tplh tphl 50% VCC 50% VCC 50% VCC 50% VCC tphl VOH 50% VCC VOL tplh VCC 0 V VOH 50% VCC VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS Output Control Output Waveform 1 S1 at VCC (see Note B) Output Waveform 2 S1 at GND (see Note B) tpzl tpzh 50% VCC 50% VCC 50% VCC 50% VCC tplz VOL + 0.3 V VOL tphz VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING VCC 0 V VCC VOH VOH 0.3 V 0 V NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 Ω, tr 3 ns, tf 3 ns. D. The outputs are measured one at a time with one input transition per measurement. E. All parameters and waveforms are not applicable to all devices. Figure 1. Load Circuit and Voltage Waveforms 6 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) Op Temp ( C) 5962-9853001Q2A ACTIVE LCCC FK 20 1 TBD Call TI Call TI -55 to 125 5962-9853001Q2A SNJ54AHC 273FK Top-Side Markings 5962-9853001QRA ACTIVE CDIP J 20 1 TBD Call TI Call TI -55 to 125 5962-9853001QR A SNJ54AHC273J 5962-9853001QSA ACTIVE CFP W 20 1 TBD Call TI Call TI -55 to 125 5962-9853001QS A SNJ54AHC273W SN74AHC273DBLE OBSOLETE SSOP DB 20 TBD Call TI Call TI -40 to 85 SN74AHC273DBR ACTIVE SSOP DB 20 2000 Green (RoHS SN74AHC273DBRE4 ACTIVE SSOP DB 20 2000 Green (RoHS SN74AHC273DBRG4 ACTIVE SSOP DB 20 2000 Green (RoHS SN74AHC273DGVR ACTIVE TVSOP DGV 20 2000 Green (RoHS SN74AHC273DGVRE4 ACTIVE TVSOP DGV 20 2000 Green (RoHS SN74AHC273DGVRG4 ACTIVE TVSOP DGV 20 2000 Green (RoHS SN74AHC273DW ACTIVE SOIC DW 20 25 Green (RoHS SN74AHC273DWG4 ACTIVE SOIC DW 20 25 Green (RoHS SN74AHC273DWR ACTIVE SOIC DW 20 2000 Green (RoHS SN74AHC273DWRG4 ACTIVE SOIC DW 20 2000 Green (RoHS SN74AHC273N ACTIVE PDIP N 20 20 Pb-Free (RoHS) SN74AHC273NE4 ACTIVE PDIP N 20 20 Pb-Free (RoHS) CU NIPDAU Level-1-260C-UNLIM -40 to 85 AHC273 CU NIPDAU Level-1-260C-UNLIM -40 to 85 AHC273 CU NIPDAU Level-1-260C-UNLIM -40 to 85 AHC273 CU NIPDAU Level-1-260C-UNLIM -40 to 85 AHC273 CU NIPDAU N / A for Pkg Type -40 to 85 SN74AHC273N CU NIPDAU N / A for Pkg Type -40 to 85 SN74AHC273N (4) Samples Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan SN74AHC273NSR ACTIVE SO NS 20 2000 Green (RoHS SN74AHC273NSRE4 ACTIVE SO NS 20 2000 Green (RoHS SN74AHC273NSRG4 ACTIVE SO NS 20 2000 Green (RoHS SN74AHC273PW ACTIVE TSSOP PW 20 70 Green (RoHS SN74AHC273PWE4 ACTIVE TSSOP PW 20 70 Green (RoHS SN74AHC273PWG4 ACTIVE TSSOP PW 20 70 Green (RoHS (2) Lead/Ball Finish MSL Peak Temp (3) Op Temp ( C) CU NIPDAU Level-1-260C-UNLIM -40 to 85 AHC273 CU NIPDAU Level-1-260C-UNLIM -40 to 85 AHC273 CU NIPDAU Level-1-260C-UNLIM -40 to 85 AHC273 SN74AHC273PWLE OBSOLETE TSSOP PW 20 TBD Call TI Call TI -40 to 85 SN74AHC273PWR ACTIVE TSSOP PW 20 2000 Green (RoHS SN74AHC273PWRE4 ACTIVE TSSOP PW 20 2000 Green (RoHS SN74AHC273PWRG4 ACTIVE TSSOP PW 20 2000 Green (RoHS SNJ54AHC273FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-9853001Q2A SNJ54AHC 273FK Top-Side Markings SNJ54AHC273J ACTIVE CDIP J 20 1 TBD A42 N / A for Pkg Type -55 to 125 5962-9853001QR A SNJ54AHC273J SNJ54AHC273W ACTIVE CFP W 20 1 TBD Call TI N / A for Pkg Type -55 to 125 5962-9853001QS A SNJ54AHC273W (4) Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. Addendum-Page 2

PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS : TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF SN54AHC273, SN74AHC273 : Catalog: SN74AHC273 Military: SN54AHC273 NOTE: Qualified Version Definitions: Catalog - TI's standard catalog product Military - QML certified for Military and Defense Applications Addendum-Page 3

PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant SN74AHC273DBR SSOP DB 20 2000 330.0 16.4 8.2 7.5 2.5 12.0 16.0 Q1 SN74AHC273DGVR TVSOP DGV 20 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 SN74AHC273DWR SOIC DW 20 2000 330.0 24.4 10.8 13.0 2.7 12.0 24.0 Q1 SN74AHC273NSR SO NS 20 2000 330.0 24.4 8.2 13.0 2.5 12.0 24.0 Q1 SN74AHC273PWR TSSOP PW 20 2000 330.0 16.4 6.95 7.1 1.6 8.0 16.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74AHC273DBR SSOP DB 20 2000 367.0 367.0 38.0 SN74AHC273DGVR TVSOP DGV 20 2000 367.0 367.0 35.0 SN74AHC273DWR SOIC DW 20 2000 367.0 367.0 45.0 SN74AHC273NSR SO NS 20 2000 367.0 367.0 45.0 SN74AHC273PWR TSSOP PW 20 2000 367.0 367.0 38.0 Pack Materials-Page 2

MECHANICAL DATA MPDS006C FEBRUARY 1996 REVISED AUGUST 2000 DGV (R-PDSO-G**) 24 PINS SHOWN PLASTIC SMALL-OUTLINE 0,40 0,23 0,13 0,07 M 24 13 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 1 12 A 0 8 0,25 0,75 0,50 1,20 MAX 0,15 0,05 Seating Plane 0,08 DIM PINS ** 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 4073251/E 08/00 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side. D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins MO-194 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

MECHANICAL DATA MSSO002E JANUARY 1995 REVISED DECEMBER 2001 DB (R-PDSO-G**) 28 PINS SHOWN PLASTIC SMALL-OUTLINE 0,65 0,38 0,22 0,15 M 28 15 5,60 5,00 8,20 7,40 0,25 0,09 Gage Plane 1 14 0,25 A 0 8 0,95 0,55 2,00 MAX 0,05 MIN Seating Plane 0,10 DIM PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 4040065 /E 12/01 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,15. D. Falls within JEDEC MO-150 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as components ) are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or enhanced plastic are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2013, Texas Instruments Incorporated