Digital Integrated Circuits EECS 312

Similar documents
Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Digital Integrated Circuits EECS 312. People. Exams. Purpose of Course and Course Objectives I. Grading philosophy. Grading and written feedback

Digital Integrated Circuits EECS 312

Digital Integrated Circuits EECS 312. Review. Combinational vs. sequential logic. Sequential logic. Introduction to sequential elements

No feedback between inputs and outputs combinational What is charge sharing?

EECS150 - Digital Design Lecture 2 - CMOS

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

Lecture 1: Intro to CMOS Circuits

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

Lecture 1: Circuits & Layout

Digital Circuits Part 1 Logic Gates

Digital Integrated Circuits A Design Perspective Solution

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains

VLSI Design Digital Systems and VLSI

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

24. Scaling, Economics, SOI Technology

SEMICONDUCTOR TECHNOLOGY -CMOS-

EECS150 - Digital Design Lecture 17 - Circuit Timing. Performance, Cost, Power

SEMICONDUCTOR TECHNOLOGY -CMOS-

Sharif University of Technology. SoC: Introduction

ELEN Electronique numérique

EEC 118 Lecture #9: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Go BEARS~ What are Machine Structures? Lecture #15 Intro to Synchronous Digital Systems, State Elements I C

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current

FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Design of Low Power D-Flip Flop Using True Single Phase Clock (TSPC)

LFSR Counter Implementation in CMOS VLSI

Wire Delay and Switch Logic

Review C program: foo.c Compiler Assembly program: foo.s Assembler Object(mach lang module): foo.o. Lecture #14

CS61C : Machine Structures

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.

Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction

Memory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.

COE328 Course Outline. Fall 2007

006 Dual Divider. Two clock/frequency dividers with reset

Digital Circuits. Innovation Fellows Program

EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2

Design and Analysis of Custom Clock Buffers and a D Flip-Flop for Low Swing Clock Distribution Networks. A Thesis presented.

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

Why FPGAs? FPGA Overview. Why FPGAs?

VLSI Chip Design Project TSEK06

EECS150 - Digital Design Lecture 3 - Timing

An Efficient IC Layout Design of Decoders and Its Applications

CMOS DESIGN OF FLIP-FLOP ON 120nm

Testing Digital Systems II

Microprocessor Design

IC TECHNOLOGY Lecture 2.

Music Electronics Finally DeMorgan's Theorem establishes two very important simplifications 3 : Multiplexers

CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation

1967 FIRST PRODUCTION MOS CHIPS 1969 LSI ( TRANSISTORS) PMOS, NMOS, CMOS 1969 E-BEAM PRODUCTION, DIGITAL WATCHES, CALCULATORS 1970 CCD

Low Power Design: From Soup to Nuts. Tutorial Outline

Noise Margin in Low Power SRAM Cells

International Journal of Advancements in Research & Technology, Volume 2, Issue5, May ISSN

Basic Electronics Prof. Mahesh Patil Department of Electrical Engineering Indian Institute of Technology, Bombay

A Low-Power CMOS Flip-Flop for High Performance Processors

Area Efficient Level Sensitive Flip-Flops A Performance Comparison

P.Akila 1. P a g e 60

COMP2611: Computer Organization. Introduction to Digital Logic

Basics Of Digital Logic And Data Representation

Explosive growth over years - now dominates applications, still growing

55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

DESIGN AND SIMULATION OF LOW POWER JK FLIP-FLOP AT 45 NANO METER TECHNOLOGY

Power-Optimal Pipelining in Deep Submicron Technology

Flip-Flops A) Synchronization: Clocks and Latches B) Two Stage Latch C) Memory Requires Feedback D) Simple Flip-Flop Gate

SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS *

Low Power Digital Design using Asynchronous Logic

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Designing of VLSI Circuits with MOS and CMOS

DIGITAL CIRCUIT COMBINATORIAL LOGIC

A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY

EECS150 - Digital Design Lecture 3 - Timing

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte

CS/EE 181a 2010/11 Lecture 6

CS Part 1 1 Dr. Rajesh Subramanyan, 2005

Area Efficient Pulsed Clocks & Pulsed Latches on Shift Register Tanner

ECEN620: Network Theory Broadband Circuit Design Fall 2014

UNIT III COMBINATIONAL AND SEQUENTIAL CIRCUIT DESIGN

Digital Subthreshold CMOS. Master thesis. Håvard Pedersen Alstad. Sequencing and Logic Elements for Power Analysis Resistance

140 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 2, FEBRUARY 2004

EE 330 Fall 2014 Integrated Electronics

EE 330 Fall 2013 Integrated Electronics

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

Combinational Logic Gates

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Design and Analysis of CNTFET Based D Flip-Flop

[2 credit course- 3 hours per week]

Low-Power and Area-Efficient Shift Register Using Pulsed Latches

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

DESIGN OF NOVEL ADDRESS DECODERS AND SENSE AMPLIFIER FOR SRAM BASED memory

Timing EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.

Transcription:

14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980 1990 2000 2010 NTT Fujitsu M-780 IBM RY5 Jayhawk(dual) IBM RY7 Prescott T-Rex Mckinley Squadrons IBM GP Pentium 4 10 9 8 7 6 5 4 3 2 1 Radio Receive for Mesh Maintenance 2-6 ma Typical Current Draw 1 sec Heartbeat 30 beats per sample Sampling and Radio Transmission 9-15 ma Low Power Sleep 0.030-0.050 ma Heartbeat 1-2 ma 0 200 220 240 260 280 300 Time (seconds) Digital Integrated Circuits EECS 312 http://robertdick.org/eecs312/ Teacher: Robert Dick Office: 2417-E EECS Email: dickrp@umich.edu Phone: 734 763 3329 Cellphone: 847 530 1824 GSI: Office: Email: Shengshou Lu 2725 BBB luss@umich.edu HW engineers SW engineers Current (ma) IBM ES9000 Bipolar CMOS Power density (Watts/cm 2 ) Year of announcement IBM Z9

Review Recent history of digital integrated circuits What are the historical motivations that have driven changes in digital device implementation technologies? What is the difference between a combinational and sequential network? What substrates (device types) have been used for computation? What are the primary advantages of integrated circuits over these competing technologies? 2 Robert Dick Digital Integrated Circuits

Lecture plan 1. Recent history of digital integrated circuits 2. 3. 4. 3 Robert Dick Digital Integrated Circuits

Remember the ENIAC? 1946. 18,000 vacuum tubes. 30 tons. 100 khz. Unreliable. What impact would ICs have on it? 4 Robert Dick Digital Integrated Circuits

IC ENIAC 30 tons 40 mm 2. 100 khz 20 MHz. Unreliable. 5 Robert Dick Digital Integrated Circuits

First microprocessor Intel 4004. 1971. 2,300 transistors. 12 mm 2. 740 khz. 12-bit addresses, 8-bit instructions, 4-bit data words. 6 Robert Dick Digital Integrated Circuits

Trend for one company More than ten generations. Datapath: 4 bits 64 bits. Frequency: 740 KHz 3 GHz. In-order, cache-less Architectural features for common-case performance. Uni-processor Chip-multiprocessor (CMP). A few thousand transistors Billions of transistors. 7 Robert Dick Digital Integrated Circuits

Moore s law 1965. The number of transistors in an IC doubles every 18 24 months. 8 Robert Dick Digital Integrated Circuits

Actual trend 9 Robert Dick Digital Integrated Circuits

Feature size trends 10 Robert Dick Digital Integrated Circuits

Logic density trends 11 Robert Dick Digital Integrated Circuits

Frequency trends Technology scaling delay by 30% and frequency by 43%. Frequency 1/Delay. 12 Robert Dick Digital Integrated Circuits

Power trends 13 Robert Dick Digital Integrated Circuits

Power density trends 14 IBM ES9000 12 Bipolar CMOS Jayhawk(dual) Prescott Power density (Watts/cm 2 ) 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980 1990 2000 2010 NTT Fujitsu M-780 Year of announcement IBM RY5 IBM RY7 T-Rex Mckinley IBM GP Squadrons IBM Z9 Pentium 4 14 Robert Dick Digital Integrated Circuits

Power supply trends 15 Robert Dick Digital Integrated Circuits

Productivity trends 16 Robert Dick Digital Integrated Circuits

Impact of power consumption and temperature Early ICs used bipolar transistors (BJT). Easier to manufacture reliably, faster. In the 1970s, integration densities rose. Each bipolar device consumes a lot of power. Eventually power became the limiting factor in moving from BJT to MOS devices. Currently CMOS dominates. Complementary MOS logic. Likely to dominate for the next decade. 17 Robert Dick Digital Integrated Circuits

Power consumption trends Initial optimization at transistor level. Further research-driven gains at this level difficult. Research moved to higher levels, e.g., RTL. Trade area for performance and performance for power. Clock frequency gains linear. Voltage scaling V 2 DD important. 18 Robert Dick Digital Integrated Circuits

Power consumption in synchronous CMOS P SWITCH P = P SWITCH + P SHORT + P LEAK = C V DD 2 f A P SHORT = b 12 (V DD 2 V T ) 3 f A t P LEAK = V DD (I SUB + I GATE + I JUNCTION + I GIDL ) C : total switched capacitance f : switching frequency b : MOS transistor gain t : rise/fall time of inputs V DD : high voltage A : switching activity V T : threshold voltage P SHORT usually 10% of P SWITCH Smaller as V DD V T A < 0.5 for combinational nodes, 1 for clocked nodes.

Wiring power consumption In the past, transistor power wiring power. Process scaling ratio changing. 20 Robert Dick Digital Integrated Circuits

Other (related) design trends Smaller transistors. Bigger chips (die). Lower power consumption. Higher clock frequencies. More complex designs. Lower voltage. 21 Robert Dick Digital Integrated Circuits

Other (related) design trends Smaller transistors. Bigger chips (die). Lower power consumption. Higher clock frequencies. More complex designs. Lower voltage. More cores. Some of these trends are slowing. 22 Robert Dick Digital Integrated Circuits

Current status Feature size: 22 nm. Integration: 700,000,000 transistors. Frequency: 2-4 GHz. Power: 100 W. 23 Robert Dick Digital Integrated Circuits

Current status Feature size: 22 nm. Integration: 700,000,000 transistors. Frequency: 2-4 GHz. Power: 100 W. Only two of these characteristics have changes in the past few years. 23 Robert Dick Digital Integrated Circuits

Multi-core processors Intel Core 2 Duo 24 Robert Dick Digital Integrated Circuits

Summary of recent IC history Process scaling improves device count, speed. Power density increases, eventually limiting further improvements. Current move to multi-core. Also considering new device technologies, but no clear winners now. 25 Robert Dick Digital Integrated Circuits

Lecture plan 1. Recent history of digital integrated circuits 2. 3. 4. 26 Robert Dick Digital Integrated Circuits

Levels of abstraction Hardware software system. Processor. Functional unit. Logic stage: flip-flop or combinational logic network. Gate. Transistor or wire. Physical material or doping regions. Derive and explain. 27 Robert Dick Digital Integrated Circuits

What properties must a digital device have? What allows us to treat a device as digital, and still have the system work? Does this imply certain properties for the transfer function? 28 Robert Dick Digital Integrated Circuits

Transfer function V out V in 29 Robert Dick Digital Integrated Circuits

Transfer function V out V in 29 Robert Dick Digital Integrated Circuits

Transfer function V out V in 29 Robert Dick Digital Integrated Circuits

Transfer function V out V in 29 Robert Dick Digital Integrated Circuits

Completeness Technology should support implementation of arbitrary Boolean functions. Consider {AND2, OR2} and {NAND2}. Derive and explain. 30 Robert Dick Digital Integrated Circuits

CMOS Recent history of digital integrated circuits Metal Oxide Semiconductor Positive and negative carriers Complimentary MOS PMOS gates are like normally closed switches that are good at transmitting only true (high) signals NMOS gates are like normally open switches that are good at transmitting only false (low) signals 31 Robert Dick Digital Integrated Circuits

CMOS Recent history of digital integrated circuits Metal Oxide Semiconductor Positive and negative carriers Complimentary MOS PMOS gates are like normally closed switches that are good at transmitting only true (high) signals NMOS gates are like normally open switches that are good at transmitting only false (low) signals 31 Robert Dick Digital Integrated Circuits

CMOS Recent history of digital integrated circuits Metal Oxide Semiconductor Positive and negative carriers Complimentary MOS PMOS gates are like normally closed switches that are good at transmitting only true (high) signals NMOS gates are like normally open switches that are good at transmitting only false (low) signals 31 Robert Dick Digital Integrated Circuits

NMOSFET gate dielectric source (N) silicon bulk (P) drain (N) 32 Robert Dick Digital Integrated Circuits

NMOSFET gate source (N) dielectric channel silicon bulk (P) drain (N) 32 Robert Dick Digital Integrated Circuits

CMOS Recent history of digital integrated circuits NMOS turns on when the gate is high PMOS just like NMOS, with N and P regions swapped PMOS turns on when the gate is low NMOS good at conducting low (0s) PMOS good at conducting high (1s) Use NMOS and PMOS transistors together to build circuits Complementary metal oxide semiconductor (CMOS) 33 Robert Dick Digital Integrated Circuits

CMOS NAND gate V DD A B Z V SS 34 Robert Dick Digital Integrated Circuits

CMOS NAND gate PMOS V DD A B Z NMOS V SS 34 Robert Dick Digital Integrated Circuits

CMOS NAND gate V DD A B Z V SS 34 Robert Dick Digital Integrated Circuits

CMOS NAND gate pull up network V DD A B Z V SS pull down network 34 Robert Dick Digital Integrated Circuits

What is this? 35 Robert Dick Digital Integrated Circuits

What is this? How would we lay it out? V DD A B V SS 36 Robert Dick Digital Integrated Circuits

Non-Credit quiz on material covered so far 1 History of integrated circuits. 1 What happens as a result of process scaling? 2 What have the motivations for major changes in device technology been? 3 What is a digital system? 4 What is a general-purpose computer? 5 What is an embedded system? 6 What is an integrated circuit? 7 What is an ASIC? 8 What is an instruction processor? 9 What is an FPGA? 2 What gate properties support use in digital systems? 1 What properties should V out V in curve have? 2 Describe completeness. 37 Robert Dick Digital Integrated Circuits

Upcoming topics Enough overview: time to start building! Diodes Transistor static behavior Transistor dynamic behavior 38 Robert Dick Digital Integrated Circuits

Lecture plan 1. Recent history of digital integrated circuits 2. 3. 4. 39 Robert Dick Digital Integrated Circuits

Lab one challenges Learning to use the tools (Friday). Understanding the circuits used in the lab (Tuesday). A note on the CAD tools market. Derive and explain. 40 Robert Dick Digital Integrated Circuits

NMOS inverter schematic 41 Robert Dick Digital Integrated Circuits

NMOS inverter simulation results 42 Robert Dick Digital Integrated Circuits

Upcoming topics 6 September: Discussion in room 1620 BBB will focus on Lab 1. 10 September: MOSFETs. 43 Robert Dick Digital Integrated Circuits

Lecture plan 1. Recent history of digital integrated circuits 2. 3. 4. 44 Robert Dick Digital Integrated Circuits

assignment and announcement 5 September: Email topics of interest. 10 September: Read Sections 3.1, 3.2, and 3.3.1 in J. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, second edition, 2003. 17 September: Laboratory assignment one. 45 Robert Dick Digital Integrated Circuits