IMPLEMENTATION OF REAL TIME TELEMETRY & PLAY-BACK DATA IN A SINGLE DATA STREAM

Similar documents
Logic Design II (17.342) Spring Lecture Outline

Universal Asynchronous Receiver- Transmitter (UART)

Computer Organization & Architecture Lecture #5

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

Final Exam review: chapter 4 and 5. Supplement 3 and 4

LSN 12 Shift Registers

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017

PROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS

Design of BIST Enabled UART with MISR

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

Counters

A MISSILE INSTRUMENTATION ENCODER

VLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits

Proc. Indian Acid. Sci., Vol. C 1, No. 2, September 1978, pp ~) Printed in India.

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Counter dan Register

AbhijeetKhandale. H R Bhagyalakshmi

Laboratory 4. Figure 1: Serdes Transceiver

TSIU03: Lab 3 - VGA. Petter Källström, Mario Garrido. September 10, 2018

[Krishna*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

Logic Design. Flip Flops, Registers and Counters

Digital Systems Laboratory 1 IE5 / WS 2001

Serial FIR Filter. A Brief Study in DSP. ECE448 Spring 2011 Tuesday Section 15 points 3/8/2011 GEORGE MASON UNIVERSITY.

CS 254 DIGITAL LOGIC DESIGN. Universal Asynchronous Receiver/Transmitter

Smart Night Light. Figure 1: The state diagram for the FSM of the ALS.

Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD

Digital Audio Broadcast Store and Forward System Technical Description

Satellite Communications Training System

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver


A New Hardware Implementation of Manchester Line Decoder

Chapter 4: One-Shots, Counters, and Clocks

CHAPTER 4: Logic Circuits

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

INC 253 Digital and electronics laboratory I

Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler

CHAPTER 6 COUNTERS & REGISTERS

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

TSIU03, SYSTEM DESIGN. How to Describe a HW Circuit

CS3350B Computer Architecture Winter 2015

CHAPTER 6 DESIGN OF HIGH SPEED COUNTER USING PIPELINING

THE SAS-A TELEMETRY SYSTEM

Digital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3

DESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP BASED ON SIGNAL FEED THROUGH SCHEME

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Implementation of CRC and Viterbi algorithm on FPGA

Chapter 4. Logic Design

0 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 1 1 Stop bits. 11-bit Serial Data format

Prototype Model of Li-Fi Technology using Visible Light Communication

hochschule fu r angewandte wissenschaften hamburg Prof. Dr. B. Schwarz FB Elektrotechnik/Informatik

(Refer Slide Time: 2:03)

Registers & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

THE CAPABILITY to display a large number of gray

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab

IN DIGITAL transmission systems, there are always scramblers

CprE 281: Digital Logic

THE USE OF forward error correction (FEC) in optical networks

Netzer AqBiSS Electric Encoders

A Flash Time-to-Digital Converter with Two Independent Time Coding Lines. Ryszard Szplet, Zbigniew Jachna, Jozef Kalisz

Lecture 12. Amirali Baniasadi

Asynchronous (Ripple) Counters

Flip-flop and Registers

Implementation of UART with BIST Technique

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING

VHDL test bench for digital image processing systems using a new image format

LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller

IT T35 Digital system desigm y - ii /s - iii

Digital Fundamentals: A Systems Approach

Chapter 5 Flip-Flops and Related Devices

DIGITAL COMMUNICATION

Dual Slope ADC Design from Power, Speed and Area Perspectives

RF4432 wireless transceiver module

Metastability Analysis of Synchronizer

The Design of Efficient Viterbi Decoder and Realization by FPGA

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas

CHAPTER1: Digital Logic Circuits

AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS

Administrative issues. Sequential logic

Unit-5 Sequential Circuits - 1

Chapter 3 Unit Combinational

CprE 281: Digital Logic

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Design and Implementation of Uart with Bist for Low Power Dissipation Using Lp-Tpg

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003

Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA

Data Converters and DSPs Getting Closer to Sensors

CS61C : Machine Structures

8. Stratix GX Built-In Self Test (BIST)

Task 4_B. Decoder for DCF-77 Radio Clock Receiver

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

Chapter 2. Digital Circuits

RF4432F27 wireless transceiver module

Register Transfer Level in Verilog: Part II

Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register

RS flip-flop using NOR gate

Digital Video Telemetry System

Transcription:

IMPLEMENTATION OF REAL TIME TELEMETRY & PLAY-BACK DATA IN A SINGLE DATA STREAM Mr.Akhilesh K.N 1, Ms. K. Vijayalakshmi 2,, Mr. Raghavendra Rao 3 PG Scholar, Microelectronics and Controlsystem, NMAMIT, Nitte 1 Scientist SF, CEG - Dept, ISRO, Bangalore 2 Assistant Professor, E&E Department, NMAMIT, Nitte 3 Abstract: The satellite need to be communicated, commanded and tracked. This job is done by the telemetry system which receives the signal from the ground station and also transmits back for the station. This combined system enables data to be sent continuously to track and moniter the health parameters of the satellites. It also helps us to send commands to carry out various tasks like switching the transponders in and out of service and switching redudant units etc. The telemetry data of which 256 bytes or 2048 bits per frame will be generated at 4 khz. Each frame takes 512ms duration at 4kbps. The input data stream which is coming at 4kbps and at the duration of 512ms is at fed to the logic block. If the input data stream is transferred at 32 kbps instead of 4kbps the remaining bandwidth of 28kbps can be utilized to transfer other data. This involves a delay of 512ms in the transmission because an entire frame will be stored before shifting at 32kbps. Telemetry data is divided into frames and each frame consists of 256bytes of information. In case of small satellites only one data stream is available. In order to download both normal and PB data, increase the data rate to 32kbps and then multiplex normal and PB data. Index terms: Satellite is communicated, commanded and tracked, implementation of single data stream, real time and playback, increasing the data rate to 32kbps, multiplexing. I. INTRODUCTION The low earth orbit satellite which is below distance of 600-800km from earth transmits receives the radio frequency signal from antenna (ground) to satellite. The signal which is transmitted is called as telecommand and which sends certain command to the satellite and the receiver signal is called as telemetry signal which receives the information regarding the health of the satellite. The low earth orbit satellites which revolves from pole to pole orbit and there will be certain time the satellite is visible to the ground station and during this the real time telemetry data is available to the ground station. During the nonvisible period the HK data is stored in the spacecraft and is transmitted from spacecraft when it is visible at the higher data rate called playback (PB) data. Therefore two data streams transferred one is real time in the duration 512ms at 4kbps and the stored data in the duration 128ms at 16kbps. In the particular satellite which needs only one data stream which needs to send both the normal and playback data then the process of multiplexing is done. This is done at 32kbps. In order to convert normal and PB data, normal data rate is up-converted to 32kbps from 4kbps by storing one entire frame. This involves the delay of one frame duration. IMPLEMENTATION OF REAL TIME TELEMETRY AND PB DATA SATELLITES: A satellite is defined as a secondary object revolving about a primary object. Man-made satellites are called artificial satellites which are put in the orbit to serve a desired purpose. Communication satellites are weather forecast satellites are placed in the circuit orbit at the height of 36,000 km period. This orbit is called geosynchronous orbit. If the plane of the orbit is in equatorial plane of the earth is called geostationary orbit. The orbit of special important is the sun synchronous polar orbit in which the plane of the orbit shifts about one degree per day. Since the earth revolves around the sun at the rate of about 1 degree per day. A satellite in sun synchronous orbit would cross the equator always at 1870

a fixed local solar time. Each observation satellites are put in this orbit called polar orbit which is around 600-800km above earth surface. Fig. 3 Command Transmitter & Telemetry receiver Fig. 1 IRS Satellite Fig. 4 Delay during Transmission. Fig. 2 Antenna TELEMETRY, TRACKING COMMAND AND COMMUNICATION MODE: The satellite also need to be communicated, commanded and tracked. This job is done by the telemetry system which receives the signal from the ground station and also transmits back for the station. This combined system enables data to be sent continuously to track and moniter the health parameters of the satellites. It also helps us to send commands to carry out various tasks like switching the transponders in and out of service and switching redudant units etc. The telemetry data of which 256 bytes or 2048 bits per frame will be generated at 4 khz. Each frame takes 512ms duration at 4kbps. The input data stream which is coming at 4kbps and at the duration of 512ms is at fed to the logic block. If the input data stream is transferred at 32 kbps instead of 4kbps the remaining bandwidth of 28kbps can be utilized to transfer other data. Consider data frames of time 512ms each and clock cycle of 250µs. This involves a delay of 512ms in the transmission because an entire frame will be stored before shifting at 32kbps. FLOW CHART: Telemetry data is divided into frames and each frame consists of 256bytes of information. In case of small satellites only one data stream is available. In order to download both normal and PB data, increase the data rate to 32kbps and then multiplex normal and PB data. 1871

Step 1. The frame pulse frp_4k at 4pkbs is divided into eight frame place pulses i.e, frp_32k clock at 32kbps. Step 2. At the first bit of frp_32k the normal data from 128x16k memory will be read.. Step 3. The reading takes place at faster rate i.e, at 32kbps and 128 blocks of memory can be filled at 64ms and rest of the frp_4k frame will be filled with playback-data. Step 4. Two memory block i.e, one for normal data and playback data is used and during first frame bit the 32kbps serial data is filled with normal data until the time 64ms and rest of the 448ms is filled with playback-data. Step 5. After completion of first frame then the memory address will be updated with new bytes of data. Step 6. The parallel data with both normal and playback data is converted to serial at 32kbps to form a single data stream. A. Top module II. BLOCK DIAGRAM B.Test bench module The low earth orbit satellites which revolves from pole to pole orbit and there will be certain time the satellite is visible to the ground station and during this the real time telemetry data is available to the ground station. During the nonvisible period the HK data is stored in the spacecraft and is transmitted from spacecraft when it is visible at the higher data rate called playback (PB) data. Therefore two data streams transferred one is real time in the duration 512ms at 4kbps and the stored data in the duration 128ms at 16kbps. In the particular satellite which needs only one data stream which needs to send both the normal and playback data then the process of multiplexing is done. This is done at 32kbps. Inorder to convert normal and PB data, normal data rate is upconverted to 32kbps from 4kbps by storing one entire frame. The involves the delay of one frame duration. Real time telemetry and PB data in single data stream: The low earth orbit satellite which is below distance of 600-800km from earth transmits receives the radio frequency signal from antenna(ground) to satellite. The signal which is transmitted is called as tele-command and which sends certain command to the satellite and the receiver signal is called as telemetry signal which receives the information regarding the health of the satellite. Fig. 5 Multiplexing Each frame takes 512ms duration at 4kbps. The telemetry data of 256 bytes or 2048 bits per frame is portioned into into 2 bytes or 16 bits in one 1872

block and forms a total of 128 memory blocks. The two memory block for both normal and PB data is used. The telemetry signal of normal data at 4kbps of 16 bits is read to memory from series to parallel converter (SPC) and its written to parallel to series converter (SPC). It consumes 1/8 th time to store normal data but there involves a delay of 512ms in the transmission because an entire frame will be stored before shifting at 32kbps. The telemetry signal of playback data at 32kbps of 16bits is read to playback memory block from SPC and its stored at PSC of 16 bits. The remaining 7/8 th time i.e 448ms in each frame is used to store playback data. 4 khz clock. This can be done using counter cnt[7:0]. 3.Module : frp_regen In this module, when por= 1, then the regenerated frame pulse frpregen will be low. When por= 1, the counter cnt[5:0] increments during the rising edge of frp with respect to 32 khz clock. When the counter reaches the value 111000 then frpregen becomes high. Module : Frp_32k 4.Module : Frp_32k In this module, when por= 1, then the output frame pulse frp_32k will be low. Fig.6 Real time TM & PM data in single data stream. III. SIMULATION RESULTS 1.Module : clk_gen In this module, when por= 1, then counters counter_master[7:0] & counter_slave[7:0] are low. When por= 0 both counters counter_master[7:0] & counter_slave[7:0] increments with respect to 256khz clock. clk_128khz = counter_master(0); clk_64khz = counter_master(1); clk_32khz = counter_master(2); clk_16khz = counter_master(3); clk_8khz = counter_master(4); clk_4khz = counter_master(5); clk_1khz = counter_master(7); 2.Module: frp_tb In this module, when por= 1, then frp= 0. When por= 0, then the output frame pulse frp will be high after every 512 ms with respect to rising edge of When frpregen (regenerated frame pulse of 512 ms) is high, then frp_32k is high. During falling edge of frpregen, the 8 bit counters counter_master[7:0] & counter_slave[7:0] increments with respect to 32 khz clock, and when both the counters reaches the value 11111111, the output frame pulse frp_32k will be high. So, there will be eight output frame pulses frp_32k each of length 64 ms within the regenerated input frame pulse framegen of length 512 ms. 5.Module : Spc_en_4k When por = 1, then spc_en_4kdata will be low. In other case, during falling of frp and frp event & when frp_clr = 0, then frp_en = 1. During falling edge of clk_4khz and when frp_en = 1, output spc 4k enable data spc_en_4kdata will be high. 6.Module : psc_tb When por = 1, then counters reg_m[2047:0] & reg_s[2047:0] are 0. In other case, during falling edge of 32 khz clock clk and clk event, if load is high then parallel_in is fed to reg_m. Else when load is low then, reg_s(1 to 2047) & 0 is 1873

fed to reg_m. So output serial data serial is reg_m(0) i.e, 0 th bit of reg_m. 7.Module : Spc Thoery: The 16_bit input serial data is converted to parallel data with respect to 4 khz clock and the counter is used for counting 16 clock cycles and the serial to parallel conversion takes place after every 16 bits. The parallel_out data from serial-to-parallel converter is written to the memory block and after completion of first memory location i.e, after 4 ms it goes to the second memory location. Therefore the total of 128 memory location is written at each frame of 512 ms. The address from each memory location is read with respect to faster clock i.e, at 32khz. The period of each clock is 31.25 us and the total of 128 block can be read at time 64ms at 32 kbps. The read_address at the faster rate is converted from parallel to serial data and the output is obtained at 32 kbps and extra 28 kbps is used for playback data. IV. TESTBENCH WAVEFORMS 1.Module : clk_gen 2.Module: frp_tb Fig.6 Testbench waveform for clk_gen module 3.Module : frp_regen Fig.7 Testbench waveform for frp_tb module Fig.8 Testbench waveform for frp_regen module 1874

4.Module : Frp_32k 5.Module : Spc_en_4k Fig.9 Testbench waveform for frp_32k module 6.Module : psc_tb Fig.10 Testbench waveform for spc_en_4k module 7.Module : Spc Fig.11 Testbench waveform for psc_tb module Fig.12 Testbench waveform for spc module 1875

CONCLUSION 1. In low earth orbit satellites the health of the satellite is determined even when the satellite is not visible to the ground station. 2. Both Normal telemetry and Playback telemetry data is sent in single data stream. 3. Stored playback data is sent in same single data stream when communication takes place with earth antenna. REFERENCES [1]Analog switches and their applications, Vishay silicon. [2]Bylanksi. P, digital Transmission Systems, Peter Peregrims. [3]Frequency divisions multiplexing telemetry standards, Wai-Kai-Chen. [4]Advantages of general purpose telemetry data and control system, Hales J.C. [4] IEEE Standard for Waveforms and Vector design (WAVES), Institute of Electrical and Electronics Engineering, [5]IEEE Standard VHDL language Referance manual, instituteof electrical and elactronics engineers [6]Robort G. Hillman, WAVES: A simulation and Tester View, Proc. IEEE AutoTestCon. [7]Using WAVES for VHDL Model Verification, James P.Hanna, Elecronics Reliability Division, Rome Labarotary. 1876