Section 001. Read this before starting!

Similar documents
Quiz #4 Thursday, April 25, 2002, 5:30-6:45 PM

SEMESTER ONE EXAMINATIONS 2002

Software Engineering 2DA4. Slides 3: Optimized Implementation of Logic Functions

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Final Exam review: chapter 4 and 5. Supplement 3 and 4

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

EECS 270 Final Exam Spring 2012

EECS 270 Midterm Exam Spring 2011

UNIVERSITI TEKNOLOGI MALAYSIA

EECS 270 Group Homework 4 Due Friday. June half credit if turned in by June

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

1. Convert the decimal number to binary, octal, and hexadecimal.

DIGITAL ELECTRONICS MCQs

VU Mobile Powered by S NO Group

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

Chapter 4. Logic Design

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

ME 515 Mechatronics. Introduction to Digital Electronics

Chapter 5 Sequential Circuits

Combinational vs Sequential

EE292: Fundamentals of ECE

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

For Teacher's Use Only Q Total No. Marks. Q No Q No Q No

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

Flip-Flops and Sequential Circuit Design

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Spring 2017 EE 3613: Computer Organization Chapter 5: The Processor: Datapath & Control - 1

Switching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)

STATIC RANDOM-ACCESS MEMORY

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Contents Circuits... 1

COMP2611: Computer Organization. Introduction to Digital Logic

Note 5. Digital Electronic Devices

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

MODULE 3. Combinational & Sequential logic

CHAPTER 4: Logic Circuits

Unit 11. Latches and Flip-Flops

REPEAT EXAMINATIONS 2002

Good Evening! Welcome!

Good Evening! Welcome!

Analogue Versus Digital [5 M]

Sequential Logic and Clocked Circuits

Chapter. Synchronous Sequential Circuits

211: Computer Architecture Summer 2016

The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.

To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit.

We are here. Assembly Language. Processors Arithmetic Logic Units. Finite State Machines. Circuits Gates. Transistors

CS 61C: Great Ideas in Computer Architecture

Analysis of Clocked Sequential Circuits

Chapter 8 Sequential Circuits

1.b. Realize a 5-input NOR function using 2-input NOR gates only.

CPS311 Lecture: Sequential Circuits

`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output

First Name Last Name November 10, 2009 CS-343 Exam 2

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

Logic Design II (17.342) Spring Lecture Outline

1. What does the signal for a static-zero hazard look like?

1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

Open book/open notes, 90-minutes. Calculators permitted. Do not write on the back side of any pages.

CHAPTER1: Digital Logic Circuits

EECS 270 Midterm 1 Exam Closed book portion Winter 2017

Page 1) 7 points Page 2) 16 points Page 3) 22 points Page 4) 21 points Page 5) 22 points Page 6) 12 points. TOTAL out of 100

CprE 281: Digital Logic

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics

Chapter. Sequential Circuits

EE 109 Homework 6 State Machine Design Name: Score:

Sequential Circuits: Latches & Flip-Flops

University of Florida EEL 3701 Fall 1996 Dr. Eric M. Schwartz

Helping Material of CS302

CS302 Glossary. address : The location of a given storage cell or group of cells in a memory; a unique memory location containing one byte.

Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Chapter 3: Sequential Logic Systems

Come and join us at WebLyceum

FE REVIEW LOGIC. The AND gate. The OR gate A B AB A B A B 0 1 1

MC9211 Computer Organization

IT T35 Digital system desigm y - ii /s - iii

DIGITAL CIRCUIT COMBINATORIAL LOGIC

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Introduction to Digital Electronics

D Latch (Transparent Latch)

CS302 - Digital Logic Design FAQs By

Department of Computer Science and Engineering Question Bank- Even Semester:

Lecture 7: Sequential Networks


CprE 281: Digital Logic

Combinational / Sequential Logic

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Review of digital electronics. Storage units Sequential circuits Counters Shifters

ASYNCHRONOUS COUNTER CIRCUITS

Digital Logic Design I

Digital Electronics II 2016 Imperial College London Page 1 of 8

In this chapter, you will...

Transcription:

Points missed: Student's Name: Total score: / points East Tennessee State University epartment of Computer and Information Sciences CSCI 25 (Tarnoff) Computer Organization TEST 2 for Spring Semester, 23 Section Read this before starting! The total possible score for this test is points. This test is closed book and closed notes. All answers must be placed in space provided. Failure to do so may result in loss of points. point will be deducted per answer for missing or incorrect units when required. No assumptions will be made for hexadecimal versus decimal, so you should always include the base in your answer. If you perform work on the back of a page in this test, indicate that you have done so in case the need arises for partial credit to be determined. Calculators are not allowed. Use the tables below for any conversions you may need. Leaving numeric equations is fine too. Binary Hex Binary Hex Power of 2 Equals 8 2 3 8 9 2 4 6 2 A 2 5 32 3 B 2 6 64 4 C 2 7 28 5 2 8 256 6 E 2 9 52 7 F 2 K Fine print Academic Misconduct: Section 5.7 "Academic Misconduct" of the East Tennessee State University Faculty Handbook, June, 2: "Academic misconduct will be subject to disciplinary action. Any act of dishonesty in academic work constitutes academic misconduct. This includes plagiarism, the changing of falsifying of any academic documents or materials, cheating, and the giving or receiving of unauthorized aid in tests, examinations, or other assigned school work. Penalties for academic misconduct will vary with the seriousness of the offense and may include, but are not limited to: a grade of 'F' on the work in question, a grade of 'F' of the course, reprimand, probation, suspension, and expulsion. For a second academic offense the penalty is permanent expulsion."

. How many cells total does a 3 variable Karnaugh map have? (2 points) A three variable K-map has the same number of cells as a three variable truth table has row. This represents the total number of combinations of s and s for three variables: 2 3 =8. 2. In a 4-variable Karnaugh map, how many variables (e.g., A, B, C, etc.) does a product have if its rectangle of 's contains 4 cells? (2 points) Remember that each time the size of a rectangle is doubled (e.g., cell doubled to 2 cells, 2 cells doubled to 4 cells, etc.) a single input variable drops out. In addition, a rectangle of size uses all of the input variables. Therefore, since a rectangle of 4 cells has doubled twice over the size of a single cell rectangle, there are 2 variables that have dropped out. Therefore, a product from a rectangle of four cells in a 4-variable K-map has 2 variables. 3. If a group of four rows or columns in a Karnaugh map is identified with two variables, it is numbered,,, instead of,,,. Why? (4 points) Because any horizontal or vertical movement between adjacent cells can only have input variable change. Numbering,,, has two variables changing when going from to and when wrapping around the table from to. 4. Create a Karnaugh map from the truth table below. o not worry about making the rectangles. (5 points) A B C 5. erive the minimum SOP expression from the Karnaugh map below. (6 points) AB C 2 The final answer is: _ A B + A + C 3 C AB Rectangle A B C C drops out and A, B, and are inverted. _ A B Rectangle 2 A B C B and C drop out and A and are not inverted. A Rectangle 3 A B C A and B C drop out and C and are not inverted. C

6. For the Karnaugh map to the right, identify the problems with each of the three rectangles shown. (2 points each) Rectangle : Rectangle 2: Total number of cells is NOT a power of 2 Completely duplicated by rectangles and 2. It is unnecessary. AB Rectangle Rectangle 2 Rectangle 3 C Rectangle 3: Contains a zero. 7. For the circuit to the right, what value does have? (2 points) a.) c.) Must know previous value for to answer. b.) d.) Illegal state. Should never have these inputs. The SR flip-flop truth table indicates that when both inputs equal, the previous value of and ^ are maintained. Therefore, the answer is C. (The only illegal state is when both inputs equal.) 8. In the space to the right, draw the decoding logic circuit with an active-low output for the inputs A =, B =, C =, and =. (5 points) A B C 9. Show the flip-flop output waveform based on the inputs and indicated in the figure below. Assume the flip-flop captures on the rising edge. (6 points) S=. The states to the right define the two states of a light bulb. Assume that you have a switch defined as an input S. S= should turn the light off and S= should turn the light on. Complete the state diagram by drawing ALL of the transitions based on the input S. (4 points) S= On S= S= Off

. How many latches or flip-flops are needed to realize a state machine with 6 states? (3 points) A state machine with 6 states requires numbers from to 5 to uniquely number each state. (Remember to begin numbering at!) Since 5 is the largest number we need to represent, then it s going to require the most digits to be stored by flip-flops. Since 5 = 2, then 4 digits are needed and therefore, 4 flip-flops are needed. 2. Create the next state truth table and the output truth table for the state diagram below. Use the variable names S and S to represent the most significant and least significant bits respectively of the binary number identifying the state. (8 points) P= P= P= P= P= P= P= P= Next State T.T. S S P S ' S ' Output T.T. S S S ' P= P= C Reset P= A P= P= P= B P= P= P= E P= 3. Identify the two errors in the above state diagram. o not bother to correct them. (6 points) Error : There is no way to get to state E. It is extraneous. (Important: There IS a way to get to state A. It is the state that the system goes into when the reset button is pressed or when the system is first powered up.) Error 2: The transition from state for P= is defined twice while the transition for P= is never defined.

4. The three Boolean expressions below represent the next state bits (S ' and S ') and the output bit X based on the current state (S and S ) and the input A. raw the logic circuit for the state machine including the flip-flops and output circuitry. Be sure to label flip-flop inputs and other signals. (8 points) S ' = S S A S ' = S S A X = S S ' S X A S ' S Clock 5. For the active-low output decoder shown to the right, fill in the values for all of the outputs through 3. Assume S is most significant bit. (3 points) 6. When data is passed from the processor to a memory chip, what values do the bus signals R and W have? (2 points) a.) R =, W = b.) R =, W = c.) R =, W = d.) R =, W = When data is passed to from the processor to a memory chip, the processor is writing. Therefore, the active low signal ^W is pulled to zero to indicate this operation and ^R is left to one to indicate it is idle. Therefore, the answer is C. 7. For the active low chip selects ^CS, ^CS2, and ^CS3, what values will they have if the processor is communicating with the memory chip connected to ^CS3? (3 points) CS = CS2 = CS3 = S S 2 3 Fill in the ones and zeros for each of these outputs.

8. What are the high and low addresses (in hexadecimal) of the memory range defined with the chip select shown to the right? (6 points) There are 2 address line. This is found by noting that the highest address line has a subscript of 9 and therefore, since we begin counting at, we know that there are 2 address lines. Looking at the inputs to the NAN gate, we see that to set ^CS to zero, their values must be: A 9 =, A 8 =, A 7 =, A 6 =, A 5 =, and A 4 =. Therefore, the address lines have the following values for the high and low address: A 9 A 8 A 7 A 6 A 5 A 4 CS Low address: 2 = 6 6 High address: 2 = 63FFF 6 9. For the chip select in problem 8, how big is the memory space for this processor? (3 points) The memory space is determined by the total number of address lines, in this case 2. Therefore, the memory space equals: 2 2 = Meg 2. For the chip select in problem 8, how big is the memory chip that uses this chip select? (3 points) The size of the memory chip is determined by the number of bits left undefined by the chip select. In other words, the number of addresses available in the memory chip is equal to the number of combinations of s and s for the address lines remaining after defining the chip select. Since address lines A through A 3 are left undefined (4 lines), then the memory chip size equals: 2 4 = 2 (4+) = 2 4 * 2 = 6 * K = 6K 2. True or false: A single memory space can have a low address of A6 6 and a high address of AFFF 6. (2 points) A valid memory space can draw a vertical line separating the chip select inputs from the memory chip s address lines where all the bits to the left for both the high and low addresses stay the same and all the bits to the right are zeros for the low address and ones for the high address. Note that we cannot do this. Neither of the following works. A6 6 = 2 AFFF 6 = 2

A6 6 = 2 AFFF 6 = 2 Therefore, the answer is FALSE. 22. True or false: A K memory chip can have a low address of 5C 6. (2 points) A K memory chip uses address lines. Therefore, the low address must have zeros for ALL of its lowest bits. Since the lowest bits of 5C 6 are zeros, then the answer is TRUE. 5C 6 = 2 23. True or false: The same chip select should work regardless of the number of data lines connecting the processor to the memory chip. (2 points) TRUE: The width of the data bus, i.e., the number of bits stored at each address, has no effect on the chip select or other features involving the address. 24. Using logic gates, design a chip select for a 2K RAM placed in a 64K memory space with a low address of 38 6. Label all address lines used for chip select. (7 points) 64K = 64 * K = 2 6 * 2 = 2 (6 + ) = 2 6 Therefore, the processor has 6 address lines coming out of it. (A through A 5 ) 2K = 2 * K = 2 * 2 = 2 ( + ) = 2 Therefore, the memory chip has address lines going into it. (A through A ) Therefore, the chip select using the top 6- = 5 address lines. (A through A 5 ) Now, convert 38 6 to binary to find the binary values for A through A 5. 38 6 = 2 A 5 =, A 4 =, A 3 =, A 2 =, and A =. Therefore, the NAN circuit for the chip select is: A 5 A 4 A 3 A 2 A CS