A generic real-time video processing unit for low vision

Similar documents
Authentic Time Hardware Co-simulation of Edge Discovery for Video Processing System

Bus route and destination displays making it easier to read.

VGA Configuration Algorithm using VHDL

OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS

TEPZZ 797Z A T EP A2 (19) (11) EP A2 (12) EUROPEAN PATENT APPLICATION. (51) Int Cl.: G06K 9/00 ( ) G06K 9/22 (2006.

ECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras. Final Design Report

Facetop on the Tablet PC: Assistive technology in support of classroom notetaking for hearing impaired students

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

Front End Electronics

Implementation and Analysis of Area Efficient Architectures for CSLA by using CLA

Design of VGA and Implementing On FPGA

of of Re:connect M 203 Pioneer Interface Dominating Entertainment. Revox of Switzerland. E 2.03

FPGA-BASED EDUCATIONAL LAB PLATFORM

Design of VGA Controller using VHDL for LCD Display using FPGA

A. Almeida.do Vale M. J. Dias Gongalves Zita A. Vale Member,IEEE

Vision Standards Bring Sharper View to Medical Imaging

ITS-I. Test station for evaluation of image quality of image intensifier tubes. Fig. 1. Photo of the ITS-I test station: a)photo, b)block diagram

PRODUCT FLYER. Maybachstrasse 10 D Karlsruhe

Front End Electronics

Bit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA

Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler

3-Dimensional Digital Terrestrial Television

PUBLISHABLE Summary To provide OLED stacks with improved reliability Provide improved thin film encapsulation

LUT Optimization for Memory Based Computation using Modified OMS Technique

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

Virtual Wireless and Mobile Communication Laboratory

Group 1. C.J. Silver Geoff Jean Will Petty Cody Baxley

Digital Correction for Multibit D/A Converters

Interactive Virtual Laboratory for Distance Education in Nuclear Engineering. Abstract

Reading an Image using CMOS Linear Image Sensor. S.R.Shinthu 1, P.Maheswari 2, C.S.Manikandababu 3. 1 Introduction. A.

AbhijeetKhandale. H R Bhagyalakshmi

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board

The Lecture Contains: Frequency Response of the Human Visual System: Temporal Vision: Consequences of persistence of vision: Objectives_template

VGA Controller. Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, VGA Controller Components

CCD Element Linear Image Sensor CCD Element Line Scan Image Sensor

Automatic Projector Tilt Compensation System

Warranty and Registration. Warranty: One Year. Registration: Please register your product at Port, or. or Windows.

Part 1 Basic Operation

Design of Fault Coverage Test Pattern Generator Using LFSR

C8000. switch over & ducking

V9A01 Solution Specification V0.1

FPGA Implementation of DA Algritm for Fir Filter

Explorer Edition FUZZY LOGIC DEVELOPMENT TOOL FOR ST6

Why FPGAs? FPGA Overview. Why FPGAs?

Understanding Compression Technologies for HD and Megapixel Surveillance

In-process inspection: Inspector technology and concept

Optimized design for controlling LED display matrix by an FPGA board

FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique

COPYRIGHTED MATERIAL. Introduction. 1.1 Overview of Projection Displays

Smart Traffic Control System Using Image Processing

Distributed Arithmetic Unit Design for Fir Filter

Studies for Future Broadcasting Services and Basic Technologies

VLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits

ESI VLS-2000 Video Line Scaler

OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features

First Question: Camera head. Lighting unit. Shooting stage

This project will work with two different areas in digital signal processing: Image Processing Sound Processing

Reconfigurable Neural Net Chip with 32K Connections

(7) Changing the Ratio (8) Initialization Additional features (1) Adjusting the monitor position (2) Light on/off

Machine Vision System for Color Sorting Wood Edge-Glued Panel Parts

Set-Top Box Video Quality Test Solution

P-2 Installing the monitor (continued) Carry out as necessary

The software concept. Try yourself and experience how your processes are significantly simplified. You need. weqube.

B. The specified product shall be manufactured by a firm whose quality system is in compliance with the I.S./ISO 9001/EN 29001, QUALITY SYSTEM.

RSNA 2006 November 26 to December 1 Chicago. Guest author for ImPACT Dr. Koos Geleijns, Medical Physicist, Leiden University Medical Center.

6.111 Project Proposal IMPLEMENTATION. Lyne Petse Szu-Po Wang Wenting Zheng

ISSN:

Data flow architecture for high-speed optical processors

MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100

How to Chose an Ideal High Definition Endoscopic Camera System

An Iot Based Smart Manifold Attendance System

NOTICE. The information contained in this document is subject to change without notice.

RECOMMENDATION ITU-R BT Methodology for the subjective assessment of video quality in multimedia applications

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

Introduction to GRIP. The GRIP user interface consists of 4 parts:

Implementation of High Speed Adder using DLATCH

An MFA Binary Counter for Low Power Application

Digilent Nexys-3 Cellular RAM Controller Reference Design Overview

Field Programmable Gate Arrays (FPGAs)

EXOSTIV TM. Frédéric Leens, CEO

Modulation transfer function of a liquid crystal spatial light modulator

Implementing VGA Application on FPGA using an Innovative Algorithm with the help of NIOS-II

Research Article Design and Implementation of High Speed and Low Power Modified Square Root Carry Select Adder (MSQRTCSLA)

EEM Digital Systems II

RECOMMENDATION ITU-R BT (Questions ITU-R 25/11, ITU-R 60/11 and ITU-R 61/11)

Case analysis: An IoT energy monitoring system for a PV connected residence

Instructions when using for the first time 1. Installation (3) 2. Using the Televiewer (4)

SOC Implementation for Christmas Lighting with Pattern Display Indication RAMANDEEP SINGH 1, AKANKSHA SHARMA 2, ANKUR AGGARWAL 3, ANKIT SATIJA 4 1

HD Leeza. Quick Setup Guide

PEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman

2D/3D Multi-Projector Stacking Processor. User Manual AF5D-21

Voluntary Product Accessibility Template

L12: Reconfigurable Logic Architectures

Design of Memory Based Implementation Using LUT Multiplier

CESR BPM System Calibration

Hardware Implementation of Viterbi Decoder for Wireless Applications

Basic Pattern Recognition with NI Vision

Design and Realization of the Guitar Tuner Using MyRIO

Pivoting Object Tracking System

Just plug and go. Practical Features. Valuable Benefits

Transcription:

International Congress Series 1282 (2005) 1075 1079 www.ics-elsevier.com A generic real-time video processing unit for low vision Fernando Vargas-Martín a, *, M. Dolores Peláez-Coca a, Eduardo Ros b, Javier Diaz b, Sonia Mota b a Dep. Física, Edificio C, Campus de Espinardo, Universidad de Murcia, 30100 Murcia, Spain b Dep. Arquitectura y Tecnología de Computadores, Universidad de Granada, Spain Abstract. We describe a generic real-time video processing system for applications in the field of electronic visual aids. A working system has been implemented using a specific hardware (FPGA device) to achieve real-time processing in low cost portable systems. The inclusion of a reconfigurable circuit FPGA allows real-time video processing, the setting control by the user, and personalisation for each individual person in a simple way, resulting in a unique platform to be included in static and portable CCTV systems or in video displays. Several processing algorithms applied to a video source, as digital zoom, edge enhancement or the augmented view scheme are implemented in this device. D 2005 Elsevier B.V. All rights reserved. Keywords: FPGA low vision; Visual aid; Video enhancement; Video magnification; Visual field expansion; Augmented view; Optoelectronic 1. Introduction There are several causes of Low Vision (LV) pathologies. These pathologies can be divided into two groups, those that mainly produce a loss of visual acuity (macular degeneration; diabetic retinopathy; optic atrophy; cataracts, and oscilopsy) and those that mainly produce a reduction in the overall visual field tunnel vision (retinitis pigmentosa, glaucoma or damage of the brain). Other factors that are also affected include contrast sensitivity, adaptation to light changes (night blindness), color vision. Some pathologies are characterized by a slow progression leading to eventual blindness. In these cases, the visual rest deteriorates gradually with time; therefore, each patient has different requirements that change as the disease advances. * Corresponding author. Tel./fax: +34 968398317. E-mail address: vargas@um.es (F. Vargas-Martín). 0531-5131/ D 2005 Elsevier B.V. All rights reserved. doi:10.1016/j.ics.2005.05.107

1076 F. Vargas-Martín et al. / International Congress Series 1282 (2005) 1075 1079 Conventional visual aids (optical/electronical) try to restore the lost component by compromising the remaining visual capabilities [1]. In this context, the main contribution of the present work is the implementation of a new optoelectronic platform (based on reconfigurable architecture FPGA) that allows the development of LV aids for a wider range of applications and tasks [2]. 2. Motivation In this work we describe the design of the real-time image-processing device for general visual rehabilitation. Using reconfigurable hardware (FPGA) allows fast image processing algorithms at video rates. The system is able of implementing several processing algorithms without modification. Therefore, a single board could be fabricated for the different impairments, reducing manufacturing costs for a larger user target population, and adapting to possible temporal disease evolution in the patient. 3. Device description The aid can be described as a CCTV with real-time processing. A FPGA is the core or the proposed aid. We use a low cost prototyping board Celoxica RC100, which includes an on-board video frame grabber, a FPGA Xilinx Spartan II, and a VGA output. This board accepts NTSC/PAL/SECAM and RGB outputs. The FPGA includes 200K gates that are enough to implement different circuits, defined with a high level Hardware Description Language (HDL), Handel-C of Celoxica. The system is easily reconfigurable for the different needs of the subjects by simply modifying the programs stored in the EPROM using the parallel port. 4. Real-time video processing schemes We have implemented three simultaneous algorithms as example of the capabilities for the FPGA board. Results from preliminary evaluations are shown in Section 6. 4.1. Digital zoom The digital zoom that we use can be easily controlled through switches and the target zone to be amplified can be selected and shifted with a conventional mouse or a head- Fig. 1. The top row of images illustrates the different kinds of zoom (8 in all cases). The bottom row illustrates the simulation of low vision implemented using a filter between the subject and the display at 15 cm of distance from the display.

F. Vargas-Martín et al. / International Congress Series 1282 (2005) 1075 1079 1077 Fig. 2. Edge enhancement. Image on the left is the original video frame; image on the right is the processed frame by edge enhancement. The example image has been captured from the actual VGA output of the FPGA board. tracker. The system can be easily adapted changing the output format for different kinds of the displays. We have implemented three kinds of zoom that allow magnifications from 2 to16. Fig. 1 shows examples of the three types of zoom. 4.2. Edge enhancement As described above, some LV patients perceive foggy or blurred images, hence they are not able to identify objects and faces. An increased gain in the high frequencies can help patients to identify them [1]. The contrast enhancements that we propose consist of extracting the edges and superimposing them with the original image at the same position with a polarity that depends on the context. This means that we redraw a black trace on a light background and a white trace on a dark background, as can be seen in Fig. 2. This kind of edge enhancement has been evaluated by Peli [3]. 4.3. Augmented view: superimposing edges of wider visual fields The patients with tunnel vision can have a very restricted visual field but, sometimes, high resolution. For these patients it is useful to have information about objects out of their central visual field to facilitate orientation, because their capability to walk and navigate in an urban environment is very limited. For this purpose, as an alternative to wide angle lenses, other authors have proposed the possibility of drawing the edges of a wider visual field on the central visual area [1,4]. In this case, the patient can focus his attention on these edges to walk and neglect them or even switch them off for other tasks. An example of the last processing is shown in Fig. 3. We implement this kind of image processing using the reconfigurable device in realtime. It is important to give the patient the possibility of easily controlling the threshold of Fig. 3. (Left) Input image to the FPGA generated by a mini-camera with a 508 HF. (Right) Image of the display of the HMD (NOMAD ND2000 168 HF), recorded using a webcam.

1078 F. Vargas-Martín et al. / International Congress Series 1282 (2005) 1075 1079 VIDEO SOURCE FOR SC: DVD, video cameras, TV sign... FOR MC: Wide Field Camera Customized hardware recording FPGA Video processing User controlling settings General requirements FOR SC: Monitor FOR MC: Display ( HMD) Environment & Preferences USER Fig. 4. Working scheme. Elements labelled with SC or MC are only used within the static and mobile configuration, respectively. the edges (by means of two buttons). In both applications, edge enhancement and augmented view, we use Sobel edge detector to extract edges from the original image. 5. Device configuration The device can be used with two configurations, a mobile one and another one static, depending on the devices that are connected to the FPGA (Fig. 5d). We can see a scheme in Fig. 4. It is composed of an image acquisition or source device (such as DVD, TV broadcast, mini-camera, etc.), the FPGA device for real-time image processing, and a display dependent on the needs (mobile or static configurations); e.g. Head Mounted Display (HMD) NOMAD ND2000 for portable purpose, VGA monitor, video monitor, etc. The complete setup for the mobile configuration is shown in Fig. 5. For the mobile configuration we have selected the camera PC180XS Exview CCD (408 V, 508 H). High IR light efficiency allows night vision capabilities. ND2000 has been chosen due to its transparency, high contrast and brightness, and barely null blocking of the visual field. It also permits visual eye contact and is aesthetically tolerable. (HMD Field: 138 V, 168 H). 6. Preliminary evaluation To evaluate the efficiency of the aid as zoom and augmented view, we measured equivalent visual acuity and field in two simulated low vision subjects. Different VAs were simulated by means of a translucent diffuser placed at three randomised distances from a PC generated chart (ETDRS like). A severe restriction (48) was also simulated by means of Fig. 5. Elements of the whole device: (a) camera ex-view, (b) detail of NOMAD, (c) aspect of the actual prototype in mobile configuration., and (d) board RC100 by Celoxica.

F. Vargas-Martín et al. / International Congress Series 1282 (2005) 1075 1079 1079 Fig. 6. (a) Simulated tunnel vision (48). Expansion 4.5. Expanded visual field is limited by the cam/hmd. (b) Effective VA obtained with the Bilineal zoom for several simulated VA saturation is due to the subpixel limitation in conventional video signal to the zoom factor. an estenopeic hole. Kinetic perimetry was performed at 1 m distance. Fig. 6 show the increase in visual field obtained with the Augmented View algorithm, using as HMD the NOMAD ND2000 (Fig. 6a) and the increase in equivalent acuity obtained with the Bilineal Zoom, for the different VAs (Fig. 6b). 7. Conclusions A visual aid has been developed with a notable characteristic to be applied flexibly to a great variety of needs. This visual low vision aid does not compromise the visual rest of the patient. The programs loaded in the EPROM of the FPGA can be easily updated to adapt to the requirements of the different users. The diverse elements that can be connected to the FPGA in static or mobile configuration allow the aid to be used in very varied circumstances without need to acquire specific helps for each situation; this enables economic saving for the user. Acknowledgments Supported by grants IST-2001-32114 and FIS- PI021829, and FUNDALUCE (Fundación contra la ceguera). References [1] E. Peli, Vision multiplexing: an engineering approach to vision rehabilitation device development, Optom. Vis. Sci. 78 (5) (2001) 304 315. [2] F. Vargas-Martín, et al., Optoelectronic visual aid based on reconfigurable logic for severe peripheral vision loss rehabilitation, Ophthalmic Res. 36 (S1) (2004) 60. [3] E. Peli, et al., Wide-band enhancement of television images for people with visual-impairments, J. Opt. Soc. Am. A 21 (6) (2004) 937 950. [4] F. Vargas-Martín, E. Peli, Augmented-view for restricted visual field: multiple device implementations, Optom. Vis. Sci. 79 (11) (2002) 715 723.