Designing for the Internet of Things with Cadence PSpice A/D Technology

Similar documents
ADDRESSING THE CHALLENGES OF IOT DESIGN JEFF MILLER, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS

Co-simulation Techniques for Mixed Signal Circuits

A Transaction-Oriented UVM-based Library for Verification of Analog Behavior

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

System Quality Indicators

Digital Audio Design Validation and Debugging Using PGY-I2C

Sharif University of Technology. SoC: Introduction

New Technologies: 4G/LTE, IOTs & OTTS WORKSHOP

BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved

Cascadable 4-Bit Comparator

Introduction to Data Conversion and Processing

Model- based design of energy- efficient applications for IoT systems

7 DESIGN ASPECTS OF IoT PCB DESIGNS JOHN MCMILLAN, MENTOR GRAPHICS

Samsung VTU11A0 Timing Controller

How smart dimming technologies can help to optimise visual impact and power consumption of new HDR TVs

Feedback: Part A - Basics

Home Monitoring System Using RP Device

Introduction to The Design of Mixed-Signal Systems on Chip 1

Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper.

ECG Demonstration Board

Interfacing the TLC5510 Analog-to-Digital Converter to the

Internet of Things (IoT): The Big Picture

Zero Crossover Dynamic Power Synchronization Technology Overview

Methodology. Nitin Chawla,Harvinder Singh & Pascal Urard. STMicroelectronics

APPLICATION NOTE. Figure 1. Typical Wire-OR Configuration. 1 Publication Order Number: AN1650/D

Troubleshooting EMI in Embedded Designs White Paper

INF4420 Project Spring Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control

Innovative Rotary Encoders Deliver Durability and Precision without Tradeoffs. By: Jeff Smoot, CUI Inc

Asynchronous Design for Analogue Electronics. Alex Yakovlev

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering

Scan. This is a sample of the first 15 pages of the Scan chapter.

Dual Slope ADC Design from Power, Speed and Area Perspectives

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

A low-power portable H.264/AVC decoder using elastic pipeline


RAPID SOC PROOF-OF-CONCEPT FOR ZERO COST JEFF MILLER, PRODUCT MARKETING AND STRATEGY, MENTOR GRAPHICS PHIL BURR, SENIOR PRODUCT MANAGER, ARM

SINOAUDI TeddyDAC Digital to Analogue Converter white paper Teddy Pardo

Impact of Intermittent Faults on Nanocomputing Devices

Layers of Innovation: How Signal Chain Innovations are Creating Analog Opportunities in a Digital World

UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas

MANAGING POWER SYSTEM FAULTS. Xianyong Feng, PhD Center for Electromechanics The University of Texas at Austin November 14, 2017

Digitization: Sampling & Quantization

Certus TM Silicon Debug: Don t Prototype Without It by Doug Amos, Mentor Graphics

Performance Modeling and Noise Reduction in VLSI Packaging

Integrated Circuit for Musical Instrument Tuners

Your partner in testing the Internet of Things

Made- for- Analog Design Automation The Time Has Come

EE262: Integrated Analog Circuit Design

Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,

HEART ATTACK DETECTION BY HEARTBEAT SENSING USING INTERNET OF THINGS : IOT

Live Sound System Specification

A Novel Asynchronous ADC Architecture

Chapter 2. Analysis of ICT Industrial Trends in the IoT Era. Part 1

EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder

Computer Systems Architecture

RF (Wireless) Fundamentals 1- Day Seminar

SATRI AMPLIFIER AMP-51R. Owner s Manual

IOT BASED ENERGY METER RATING

Session 1 Introduction to Data Acquisition and Real-Time Control

Using on-chip Test Pattern Compression for Full Scan SoC Designs

Fieldbus Testing with Online Physical Layer Diagnostics

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Design of Fault Coverage Test Pattern Generator Using LFSR

PoE: Adding Power to (IoT)

Mini-Circuits Engineering Department P. O. Box , Brooklyn, NY ; (718) , FAX: (718)

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

Chapter 5 Flip-Flops and Related Devices

PROTOTYPE OF IOT ENABLED SMART FACTORY. HaeKyung Lee and Taioun Kim. Received September 2015; accepted November 2015

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

BUSES IN COMPUTER ARCHITECTURE

Tiptop audio z-dsp.

Fortissimo. Afgroup srl. Integrated amplifier. AFGROUP srl. Issue Date: April Fortissimo Integrated amplifier 1 / 7

Exploratory Analysis of Operational Parameters of Controls

MODELING OF ADC ARCHITECTURES IN HDL LANGUAGES

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

DESIGN PHILOSOPHY We had a Dream...

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

PEP-I1 RF Feedback System Simulation

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

White Paper. Mixed Signal Design & Verification Methodology for Complex SoCs

Na Overview. 1. Introduction B Single-Ended Amplifiers

55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation

Radar Signal Processing Final Report Spring Semester 2017

Analog input and output

RF4432F27 wireless transceiver module

IoT Challenges & Testing aspects. Alon Linetzki, Founder & CEO QualityWize

L CHANNEL LOW POWER PREAMPLIFIER

Abstract. Keywords INTRODUCTION. Electron beam has been increasingly used for defect inspection in IC chip

PRACTICAL DESIGN TECHNIQUES FOR SENSOR SIGNAL CONDITIONING

Analog Performance-based Self-Test Approaches for Mixed-Signal Circuits

PERFORMANCE ANALYSIS OF IOT SMART SENSORS IN AGRICULTURE APPLICATIONS

Getting Started with the LabVIEW Sound and Vibration Toolkit

Innovative Fast Timing Design

FPGA Prototyping using Behavioral Synthesis for Improving Video Processing Algorithm and FHD TV SoC Design Masaru Takahashi

Internet of Things (IoT)

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

Transcription:

Designing for the Internet of Things with Cadence PSpice A/D Technology By Alok Tripathi, Software Architect, Cadence The Cadence PSpice A/D release 17.2-2016 offers a comprehensive feature set to address design challenges in IoT sensors, controllers, and actuators. With system simulation and modeling technology that enables a unified design environment for mixed-signal design, PSpice A/D can help you deliver a high-quality product within your time-to-market window. Contents Introduction...1 Key Challenges in IoT Design...1 Simulating IoT-Enabled...2 Sensors...2 Controllers...3 Actuators...4 Summary...5 Introduction In almost every domain, there is an urgent need for devices to connect to some form of a network, or, in other words, to make these devices internet enabled. There is an explosion in the number of devices getting connected to the internet every day. These devices are known as the Internet of Things (IoT), and their omnipresence is increasing with every passing day. This evolution is not limited to one or a few types of application segments, instead, it impacts almost all classes of designs and applications. This change touches every aspect of our day-to-day life, ranging from wearable devices, home appliances, and security systems, to sensors monitoring industrial processes. Due to the very nature of devices and the need for them to operate in diverse operating conditions, these devices are exposed to unprecedented, highly varying external factors, such as wide thermal fluctuations, electrical noise, fluids, moisture, vibrations, and shock. Ensuring reliable operation of these systems for their entire life cycle is not only crucial but critical for survival in a highly competitive market space. IoT presents unprecedented opportunities across industry sectors. Ride this wave with Cadence PSpice A/D Release 17.2-2016! Key Challenges in IoT Design What do these challenges mean for a designer, and how do they impact the traditional design and simulation flow? Let s look at an IoT device from a system perspective, and at its key components. At a high level, any IoT device can be divided into the following three key blocks from a design and simulation perspective: Sensor Controller Actuator

Above these three key functional blocks, there are standard communication layers, such as ZigBee, RFID, Bluetooth, BACnet, and CoAP, that enable communication, or establish a connection, to the internet. In some cases, you may have sensors, controllers, and actuators all housed in single body, and in some cases, these could be part of different modules, but connected to each other. Simulating IoT-Enabled From a design-simulation perspective, designs of IoT-enabled devices require the ability to: Design all three blocks of IoT devices Simulate the complete system Traditionally, designers rely on SPICE simulation for designing a system for reliable and predictable operation. A persistent question in today s times for designers is: Can we still rely on SPICE simulation for designing the newer generation IoT-enabled devices? And the answer is, yes. The Cadence PSpice A/D release 17.2-2016 enables designers to effectively overcome IoT design challenges. The system aggregators typically simulate the system by aggregating available models of off-the-self components that are readily available in the market. For several cases, you might not have a model available, or the available model may not be a traditional SPICE model. The PSpice A/D release 17.2-2016 offers you additional modeling capabilities to meet this specific need. The next section presents an overview of the unique capabilities PSpice A/D offers to meet design and simulation challenges for these IoT-enabled devices. Sensors The purpose of these devices is to sense physical or electrical parameters, such as voltage, current, power, pressure, light, motion, position, proximity, occupancy, weight, and temperature, which can be processed further. www.orcad.com 2

Figure 1: Simulating frequency response of a sensor input impedance These sensors act as the eyes and ears of the vast interconnected system. Sensors, as their name suggests, are the sensitive elements in the design flow, and require careful design for reliable circuit implementation and functioning. Almost all of these sensors are the front-end analog type, and based on precision electronics. Some of the common design challenges for sensors are high-precision amplifiers, mixed-signal converters, and digital processing. Any unwanted parasitic elements in the signal chain can render the sensor data unreliable, or unusable. Therefore, maintaining the best signal-to-noise ratio is critical in IoT devices. PSpice A/D is the tool of choice for the simulation of analog and precision electronics circuits. With its accurate time-tested simulator and vast built-in library of sensors and precision electronics devices, it provides a jump start for front-end analog sensor design and simulation. PSpice A/D Communicating with PSpice C/C++, SystemC, VerilogA, MATLAB Blocks* Digital Physical Analog Behavioral DMI Model Code Figure 2: New PSpice Device Modeling Interface PSpice A/D offers several different modeling tools and analysis techniques to accurately model and simulate these diverse types of sensors to meet design challenges. One can model a component using various levels of abstraction, as per the design need. These abstraction levels include architectural, functional, behavioral, gate level, circuit level, and physical implementation. Controllers In general, controllers fall into two categories, simple on-off controllers and advanced feedback-loop-type controllers with complex algorithms implemented in high-level languages, such as C/C++. * Functionality available in PSpice AA or PSpice SLPS Option www.orcad.com 3

Figure 3: Digital worst-case simulation and best-in-class mixed-signal waveform analysis in PSpice A/D Depending upon their application, IoT devices require one of these controllers. On-off controllers are simpler to implement but pose additional design challenges in the specific context of IoT devices. Some of these challenges are propagation delays and appropriate voltage levels at interfaces. These challenges arise due to the differing interconnects, digital logic families, and classes of devices. PSpice A/D offers a true mixed-signal design environment with an integrated analog and event-driven simulator with a fully automated analog-to-digital convertor (ADC) and digital-to-analog convertor (DAC) interface generator. This evironment enables fast design intent capture, simpler modeling techniques, and accurate results. With its unique digital worst-case analysis and multilevel digital signal support, designers can easily simulate integration of controllers in true real-life operating conditions. For modeling a controller with feedback loop, PSpice A/D offers comprehensive design modeling and simulation techniques. One can use conventional spice modeling techniques, such as precision electronics devices model and analog behavior modeling techniques, to model analog controllers. Designers can also use the new PSpice Device Model Interface* to model digital, SystemC, or MATLAB-based systems to model digital controllers. Actuators One can argue that actuators are the least impacted module of this IoT design evolution. However, this may not be true, or be true only to a limited extent miniaturization of devices and the need to conserve energy offer significant challenges for actuator designers, and the users of these actuators in systems. For example some of these devices may be expected to operate for very long durations on standard AA batteries. * Functionality available in PSpice AA or PSpice SLPS Option www.orcad.com 4

Figure 4: PSpice SLPS brings two best-in-class tools together These two aspects have become the key drivers of actuator design and integration in the IoT space. PSpice SLPS offer a unique solution to meet these design challenges by bringing two of the best-in-class tools, the PSpice electrical circuit simulator and MATLAB mathematical modeling and electro-mechanical simulation tools. This collaboration enables designers to model and refine the electro-mechanical or electro-thermal module in MATLAB, then interface with actual electronics in PSpice A/D to get true real-life simulation, and optimize system interfaces, power consumption, and performance. Summary PSpice A/D technology along with PSpice AA and the PSpice SLPS Option offer a comprehensive feature set to meet the IoT design challenges. They offer comprehensive modeling capabilities and concurrent verification of the analog and digital portions of a design. Verifying top-level mixed-signal systems is a challenge for designers because of the time it takes to run simulations. The 64-bit multithreaded simulation engine enables designers to exploit today s computing power to its fullest potential and perform complete system simulations. System simulation and modeling technology that enables unified design environment for mixed-signal design can help overcome these challenges, and consequently, help you deliver a high-quality product within your time-tomarket window. www.orcad.com 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and PSpice are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. SystemC is a trademark of Accellera Systems Initiative Inc. All other trademarks are the property of their respective owners. 6895 06/16 SA/DM/PDF