An Improved Recursive and Non-recursive Comb Filter for DSP Applications

Similar documents
International Journal of Engineering Research-Online A Peer Reviewed International Journal

An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter

Design & Simulation of 128x Interpolator Filter

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

Design on CIC interpolator in Model Simulator

DDC and DUC Filters in SDR platforms

Performance Analysis and Behaviour of Cascaded Integrator Comb Filters

Suverna Sengar 1, Partha Pratim Bhattacharya 2

FPGA Implementation of Optimized Decimation Filter for Wireless Communication Receivers

OPTIMIZED DIGITAL FILTER ARCHITECTURES FOR MULTI-STANDARD RF TRANSCEIVERS

Effect of Compensation and Arbitrary Sampling in interpolators for Different Wireless Standards on FPGA Platform

Multirate Digital Signal Processing

A review on the design and improvement techniques of comb filters

Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application

FPGA Realization of Farrow Structure for Sampling Rate Change

Implementation and Analysis of Area Efficient Architectures for CSLA by using CLA

Research Article Low Power 256-bit Modified Carry Select Adder

Implementation of Low Power and Area Efficient Carry Select Adder

Design of Multistage Decimation Filters Using Cyclotomic Polynomials: Optimization and Design Issues Massimiliano Laddomada, Member, IEEE

ISSN:

Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method

A Fast Constant Coefficient Multiplier for the XC6200

An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

Memory efficient Distributed architecture LUT Design using Unified Architecture

FPGA Hardware Resource Specific Optimal Design for FIR Filters

128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY

Digital Correction for Multibit D/A Converters

THE USE OF forward error correction (FEC) in optical networks

Keywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.

Design and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture

DESIGN OF LOW POWER AND HIGH SPEED BEC 2248 EFFICIENT NOVEL CARRY SELECT ADDER

Hardware Implementation of Viterbi Decoder for Wireless Applications

Adaptive Resampling - Transforming From the Time to the Angle Domain

Adaptive Fir Filter with Optimised Area and Power using Modified Inner-Product Block

An Efficient 64-Bit Carry Select Adder With Less Delay And Reduced Area Application

Guidance For Scrambling Data Signals For EMC Compliance

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

LUT Optimization for Memory Based Computation using Modified OMS Technique

Journal of Theoretical and Applied Information Technology 20 th July Vol. 65 No JATIT & LLS. All rights reserved.

FPGA Implementation of DA Algritm for Fir Filter

128 BIT MODIFIED CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER

PICOSECOND TIMING USING FAST ANALOG SAMPLING

ECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals

VLSI IEEE Projects Titles LeMeniz Infotech

Design of Carry Select Adder using Binary to Excess-3 Converter in VHDL

LogiCORE IP CIC Compiler v2.0

Introduction to Data Conversion and Processing

Design of an Area-Efficient Interpolated FIR Filter Based on LUT Partitioning

Design of Memory Based Implementation Using LUT Multiplier

A Parallel Area Delay Efficient Interpolation Filter Architecture

ALONG with the progressive device scaling, semiconductor

High Performance Real-Time Software Asynchronous Sample Rate Converter Kernel

Designing Fir Filter Using Modified Look up Table Multiplier

An Efficient High Speed Wallace Tree Multiplier

A MULTIPLIERLESS RECONFIGURABLE RESIZER FOR MULTI-WINDOW IMAGE DISPLAY

Figure 1: Feature Vector Sequence Generator block diagram.

Design of Modified Carry Select Adder for Addition of More Than Two Numbers

UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT

LUT Design Using OMS Technique for Memory Based Realization of FIR Filter

Design and Implementation of High Speed 256-Bit Modified Square Root Carry Select Adder

Design of an Error Output Feedback Digital Delta Sigma Modulator with In Stage Dithering for Spur Free Output Spectrum

AN 623: Using the DSP Builder Advanced Blockset to Implement Resampling Filters

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Upgrading a FIR Compiler v3.1.x Design to v3.2.x

Distributed Arithmetic Unit Design for Fir Filter

Inside Digital Design Accompany Lab Manual

Digital Fundamentals. Introduction to Digital Signal Processing

Implementation of High Speed Adder using DLATCH

OPTIMIZING VIDEO SCALERS USING REAL-TIME VERIFICATION TECHNIQUES

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

FPGA Development for Radar, Radio-Astronomy and Communications

Research Article Design and Implementation of High Speed and Low Power Modified Square Root Carry Select Adder (MSQRTCSLA)

PEP-I1 RF Feedback System Simulation

SDR Implementation of Convolutional Encoder and Viterbi Decoder

DESIGN OF INTERPOLATION FILTER FOR WIDEBAND COMMUNICATION SYSTEM

CHAPTER 4 RESULTS & DISCUSSION

Design of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2

Radar Signal Processing Final Report Spring Semester 2017

An MFA Binary Counter for Low Power Application

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

A Review on Hybrid Adders in VHDL Payal V. Mawale #1, Swapnil Jain *2, Pravin W. Jaronde #3

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number:

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE

Area and Speed Efficient Implementation of Symmetric FIR Digital Filter through Reduced Parallel LUT Decomposed DA Approach

Design And Implimentation Of Modified Sqrt Carry Select Adder On FPGA

A Symmetric Differential Clock Generator for Bit-Serial Hardware

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering

An Efficient Carry Select Adder

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

Design of BIST with Low Power Test Pattern Generator

Further Details Contact: A. Vinay , , #301, 303 & 304,3rdFloor, AVR Buildings, Opp to SV Music College, Balaji

Experiment 2: Sampling and Quantization

CHAPTER 2 SUBCHANNEL POWER CONTROL THROUGH WEIGHTING COEFFICIENT METHOD

Syed Muhammad Yasser Sherazi CURRICULUM VITAE

Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler

Memory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion

FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique

FPGA IMPLEMENTATION AN ALGORITHM TO ESTIMATE THE PROXIMITY OF A MOVING TARGET

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

Transcription:

eonode Inc From the SelectedWorks of Dr. oita Teymouradeh, CEng. 2006 An Improved ecursive and on-recursive Comb Filter for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/4/

An Improved ecursive and on-recursive Comb Filter for DSP Applications oita Teymouradeh and Masuri Othman Department of Electrical, Electronic and Systems Engineering VLSI Design esearch Group ational University of Malaysia roita60@vlsi.eng.ukm.my Abstract The recursive and non-recursive comb filters are commonly used as decimators for the sigma delta modulators. This paper presents the analysis and design of low power and high speed comb filters. The comparison is made between the recursive and the non-recursive comb filters with the focus on high speed and saving power consumption. Design procedures and examples are given by using Matlab and Verilog HDL for both recursive and non-recursive comb filter with emphasis on frequency response, transfer function and register width. The implementation results show that non-recursive comb filter has capability of speeding up the circuit and reducing power compared to recursive one when the decimation ratio and filter order are high. Using Modified Carry Look-ahead Adder for summation and also apply pipelined filter structure makes it more compatible for DSP application. E 1 Introduction lectronic and communication system for speech processing and radar make use of sigma delta modulator in their operation [1], [2]. Future system are required to operate with low power and high speed and therefore the sigma delta modulator must be designed accordingly. The comb filter that will be designed in this paper is part of the sigma delta modulator which is required to be low power and high speed performance. Comb filter was applied to decimate the sampling frequency from high to low and obtain high resolution. It is also used to perform filtering of the out of band quantiation noise and prevent excess aliasing introduced during sampling rate decreasing. Comb filter is popular because of no multipliers and coefficient storages are required due to all filter coefficients are unity [4]. Hence low power and high speed will be key issues in chip implementation of comb decimators. There are two type of comb filter, first is recursive comb filter and second is non-recursive comb filter. In 1981, Eugene Hogenauer [3] invented a new class of economical digital filter for decimation called a Cascaded Integrator Comb filter (CIC) or recursive comb filter. This filter consists of three parts which are Integrator, comb and down sampler. CIC filter is considered as recursive filter because of the feedback loop in integrator circuit. The second type called non-recursive comb filter which has regular structure and this property makes it suitable for VLSI implementation. In 1999, Yonghong Gao, Lihong Jia and Hannu Tenhunen [9] introduced this filter because of its advantages such as no recursive loop and using low power consumption due to computations are performed at lower sampling rate. The next section describes the mathematical formulation and block diagram of CIC filters in detail. Section 3 discusses non-recursive comb filter algorithms and its advantages compared to recursive filter. Enhanced high speed architecture is depicted in section 4. Section 5 shows implementation and design result in brief. Finally conclusion is expressed in section 6. 2 ecursive CIC filter design ecursive comb filter or CIC filter consist of stages of integrator and comb filter which are connected by a down sampler stage as shown in figure 1in domain. The CIC filter has the following transfer function: H ( ) H I ( ). H C (1 ( ) (1 M M 1 k ( ) 1 ) k 0 where is the number of stage, M is the differential delay and is the decimation factor. ) (1)

In this paper,, M and have been chosen to be 5, 1 and 16 respectively to avoid overflow in each stages. F s Input Sample rate 1 1 1 Integrator Decimator M 1 Comb F s Output Sample rate calculation. Although this estimation and removing introduces additional error, the error can be made small enough to be acceptable for DSP applications. Figure 2 illustrates five stages of the CIC filter when B is 25 bit so truncation is applied to reduce register width. Matlab software helps to find word length in integrator and comb section. Figure 1: One-stage of CIC filter block diagram 25 bit + a_in + 22 bit 20 bit 18 bit, M and are parameters to determine the register length requirements necessary to assure no data loss. Equation (1) can be express as follow: 1 Integrator 1 1 Integrator 2 1 Integrator 3 16 1 Integrator 4 1 Integrator 5 H ( ) M 1 k 0 ( M 1) k 0 k h( k) k M 1 k 0 1 M 1 k 0 k M M 1 k 0 k (2) 1 Comb 1 Figure 2: 1 Comb 2 1 Comb 3 1 Comb 4 1 Comb 5 s_out Five-stage of truncated CIC filter include integrator and comb cell From the equation, the imum register growth/width, G can be expressed as: G M (3) In other word, G is the imum register growth and a function of the imum output magnitude due to the worst possible input conditions [3]. If the input data word length is B, most significant bit (MSB) at the filter output, B in is given by: B log B 1] (4) [ 2 In order to reduce the data loss, normally the first stage of the CIC filter has imum number of bit compared to the other stages. The recursive part of the CIC filter has to operate with the high oversampling rate and has large width length which is the cause of high power consumption. Due to recursive loop in its structure, low power is limited by the high range of calculation in the integrator stage. Since the integrator stage works at the highest oversampling rate with a large internal word length, decimation ratio and filter order increase which result in more power consumption and speed limitation. In this case, a non-recursive filter is proposed to replace when the decimation ratio and filter order are high. 2.1 Truncation for speeding up purpose Truncation means estimating and removing Least Significant Bit (LSB) to reduce the area requirements on chip and power consumption and also increase speed of in 3 on-ecursive Comb filter design The non-recursive comb filter [6], [7] has ability of wide range of rate change. Its transfer function is shown as follow: H M 1 2 1 M 1 i i i 2 ( ) 1 (5) i0 i0 i0 where is the decimation factor, is the filter order and M is the number of stage. ote that should be a power of 2. on-recursive comb filter structure is shown in Figure 3. Compared to the CIC filter structure, 1) it is clear that during decimation process and decreasing sampling frequency, the number of bit increases and it is the cause of the saving in power. 2) The comb decimator using the nonrecursive algorithm can achieve higher speed since the first stage always has small word length and also 3) when decimation ratio increases, the silicon sie of the recursive design algorithm increases slowly compared to the nonrecursive design algorithm and it is next advantages of using non-recursive filter as decimator. on-recursive comb filter was implemented and, M and are selected respectively to be 8, 3 and 5 so if input word length is considered to be 5 output words length change to 20. Every stage is included of blocks non-recursive comb filter (See Figure 5).

x(n) C bit Figure 3: 1 1 1 1 1 1 f / 2 2 2 2 i1 s Stage 1 C+ bit Stage 2 C+2 bit on-recursive Comb decimation filter 4 Speed improvement Stage M 4.1 Pipeline structure One way to have high speed comb filter is by implementing the pipeline filter structure. Figure 4 shows pipeline CIC filter structure when truncation is also applied. In the pipelined structure, no additional pipeline registers are used. So that hardware requirement is the same as in the non-pipeline [8]. CIC decimation filter clock rate is determined by the first integrator stage that causes more propagation delay than any other stage due to imum number of bit. So it is possible to use a higher clock rate for a CIC decimation filter if a pipeline structure is used in the integrator stages, as compared to non-pipelined integrator stages. Clock rate in integrator section is times higher than in the comb section, so pipeline structure can not applied for comb section. on- recursive comb filter has no integrator part; therefore pipeline structure is used for comb stages. Figure 5 shows Pipeline non- recursive comb filter. It is achieved by locating register after MCLA in stage M. 25 bit 22 bit 20 bit 18 bit C+M bit y(n) i f / 2 s 4.2 Modified Carry look-ahead Adder (MCLA) The other technique to increase speed is using Modified Carry Look-ahead Adder. MCLA was selected to perform the summation in both recursive and non-recursive comb filters. This improve in speed is due to the carry calculation in MCLA. In the ripple carry adder, most significant bit addition has to wait for the carry to ripple through from the least significant bit addition. Therefore the carry of MCLA adder has become a focus of study in speeding up the adder circuits [5]. The 8 bit MCLA structure is shown in Figure 6. Its block diagram consists of 2, 4-bit module which is connected and each previous 4 bit calculates carry out for the next carry. The CIC filter in this paper has five MCLA in integrator parts. The imum number of bit is 25 and it is decreased in next stages. So it truncated respectively to 25, 22, 20, 18 and in each adder, left to right. on-recursive comb filter has fifteen MCLA in nonrecursive part. The Verilog code has been written to implement summation. The MCLA Verilog code was downloaded to the Xilinx FPGA chip. It was found minimum clock period on FPGA board is 4.389ns (Maximum Frequency is 220 MH). s3 b3 a3 g3 p3 c3 s2 b2 a2 g2 p2 c2 s1 b1 a1 g1 p1 s0 p0 g0 c1 b0 a0 in 1 1 1 + + + + 1 1 CLL-1 Integrator 1 Integrator 2 Integrator 3 Integrator 4 Integrator 5 s7 b7 a7 s6 b6 a6 s5 b5a5 s4 b4a4 16 1 1 1 1 1 out c7 g7 p7 c6 c5 g6 p6 g5 p5 g4 p4 CLL-2 c4 c4 Comb 1 Comb 2 Comb 3 Comb 4 Comb 5 c8 Figure 4: Five-stage of truncated pipeline CIC filter include integrator and comb cell Figure 6: The 8 bit MCLA structure 1 1 When = 3 1 Block 1 Block 2 Block 3 Figure 5: 1 1 + 1 1 Pipelined structure of stage M in non-recursive Comb filter 1 5 Design esults Figure 7 shows the amplitude of the CIC filter output versus output samples number, before and after truncation is applied for the filter. As seen in Figure 7, output amplitude curve of the filter is sharper when it is truncated and some LSB is discarded compared to filter response without truncation. It shows increasing the speed of filter calculation after truncation.

Magnitude (db) Figure 7: Truncation effect on CIC filter amplitude vs. output sample number (a) Figure 8 illustrate the frequency response of the comb filter when the sampling frequency is 6.144 MH and the pass band frequency is 348 KH. 0-50 -100-150 -200-250 0 1 2 3 4 5 Frequency (MH) (b) Figure 9: Signal spectra (a) Output sigma delta modulator S (b) Output Comb filter S Figure 8: Comb filter frequency response for =16, M=1 and =5 Figure 9 shows the measured baseband output spectra before (see Figure 9(a)) and after (see Figure 9(b)) the decimation functions. The recursive and non-recursive comb filter Verilog code was wrote and simulated by Matlab software. It is found Signal to oise ratio (S) is 141.56 db in sigma delta modulator output and S is increased to 145.35 db in the decimation comb stage. To improve the signal to noise ratio, word length of recursive and non-recursive comb filter should be increased but the speed of filter calculation is also decreased. Clock frequency versus decimation factor is shown in Figure 10 when highest clock frequency is 90 MH. As seen in the figure, recursive comb filter (CIC) curve decreases when decimation factor is increased. According to equation (4), CIC filter word length which has an inverse effect on clock frequency has relation with decimation factor. so increasing decimation factor is the cause of clock frequency limitation. whereas, word length of non recursive comb filter is not depend on decimation factor and increasing decimation factor dose not change clock frequency and its value is constant.

Frequency (MH) Frequency (MH) 90 ecursive CIC filter eferences 80 70 60 90 80 70 60 64 64 128 256 512 Decimation factor () (a) 128 256 512 Decimation factor () (b) Figure 10: Working frequency comparisons of the (a) recursive and (b) non- recursive comb filter 6 Conclusions on-recursive comb filter [1].E.Crochiere and L.. abiner, Multirate Digital Signal Processing, Engelwood Cliffs, Prentice Hall, ew Jersey, 1983. [2] P.P. Vaidyanathan, Multirate Systems and Filter Banks, Engelwood Cliffs, Prentice Hall, ew Jersey, 1993. [3] E.B. Hogenauer, An Economical Class of digital filters for Decimation and interpolation, IEEE Transactions on Acoustics, Speech, and Signal Prosessing, Vol. ASSP-29,pp.155-162, April 1981. [4] Sangil Park, Principles of Sigma-delta Modulation for Analog-to-Digital Converters, AP8/D ev.1, 1990 [5] Michael D. Ciletti, Advanced Digital design with the Verilog HDL, Prentice Hall, Department of Electrical and Computer Engineering University of Colorado at Colorado Springs, 2003 [6] J.C. Candy and G.C. Temes, Oversampling Delta- Sigma Data Converters: Theory, Design and simulation. IEEE Press, 1992 [7] E.. Farag,.-H. Yan, and M. I. Elmasry, A programmable power-efficient decimation filter for software radios, in Proc Int.Symp. Low Power Electronics and design, pp. 68-71, 1997. [8] Y. Djadi, T. A. Kwasniewski, C. Chan and V. Swarc, A high throughput Programmable Decimation and Interpolation Filter, Proceeding of International Conference on Signal Processing Applications and Technology, pp.1743-1748, 1994 [9] Y. Gao, L. Jia, H. Tenhunen, A Partial-polyphase VLSI Architecture for very High speed CIC Decimation Filters, Electronic System Design Laboratory, oyal Institute of Technology, Stocholm, Sweden,IEEE,1999 ecursive and non-recursive comb filters have been designed and investigated. Enhanced high Speed recursive and non-recursive comb filters was shown by using pipeline structure and replacing with the modified carry look-ahead adder (MCLA). The evaluation indicates non-recursive comb filter is attractive compared to the recursive one due to lower power consumption and higher speed. First stage of recursive comb filter (CIC) word length always has imum bit number and it is decreased by truncation function whereas first stage of non-recursive filter has minimum word length sie compared to other stages, so it is the cause of achieving higher speed. However ecursive comb filter (CIC) is attractive when the decimation ratio and filter order are not high.