An RPC-Based Technical Trigger for the CMS Experiment

Similar documents
Local Trigger Electronics for the CMS Drift Tubes Muon Detector

The Read-Out system of the ALICE pixel detector

Design, Realization and Test of a DAQ chain for ALICE ITS Experiment. S. Antinori, D. Falchieri, A. Gabrielli, E. Gandolfi

Review of the CMS muon detector system

ALICE Muon Trigger upgrade

IPRD06 October 2nd, G. Cerminara on behalf of the CMS collaboration University and INFN Torino

Trigger Report. Wesley H. Smith CMS Trigger Project Manager Report to Steering Committee February 23, 2004

The Pixel Trigger System for the ALICE experiment

Front End Electronics

Synchronization of the CMS Cathode Strip Chambers

CMS Conference Report

TTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices

The ALICE on-detector pixel PILOT system - OPS

BABAR IFR TDC Board (ITB): requirements and system description

LHCb and its electronics. J. Christiansen On behalf of the LHCb collaboration

SuperB- DCH. Servizio Ele<ronico Laboratori FrascaA

Front End Electronics

BABAR IFR TDC Board (ITB): system design

FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD

Global Trigger Trigger meeting 27.Sept 00 A.Taurok

PIXEL2000, June 5-8, FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy. For the ALICE Collaboration

Status of the CSC Track-Finder

WBS Trigger. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 11, 2000

Test Beam Wrap-Up. Darin Acosta

CMS Note Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

arxiv: v1 [physics.ins-det] 1 Nov 2015

Mass production testing of the front-end ASICs for the ALICE SDD system

The TRIGGER/CLOCK/SYNC Distribution for TJNAF 12 GeV Upgrade Experiments

CGEM-IT project update

A pixel chip for tracking in ALICE and particle identification in LHCb

ECAL LED system update. A. Celentano

CMS Upgrade Activities

CMS Tracker Optical Control Link Specification. Part 1: System

The Silicon Pixel Detector (SPD) for the ALICE Experiment

The CMS Drift Tube Trigger Track Finder

US CMS Endcap Muon. Regional CSC Trigger System WBS 3.1.1

The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration

Trigger Cost & Schedule

THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE

12 Cathode Strip Chamber Track-Finder

Optical Link Evaluation Board for the CSC Muon Trigger at CMS

LHCb and its electronics.

FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy. For the ALICE Collaboration

arxiv:hep-ex/ v1 27 Nov 2003

Status Radial Services and cable tray. 1) Holes, Flexrails, WireMesh Ctray.

Tests of the boards generating the CMS ECAL Trigger Primitives: from the On-Detector electronics to the Off-Detector electronics system

li, o p a f th ed lv o v ti, N sca reb g s In tio, F, Z stitu e tests o e O v o d a eters sin u i P r th e d est sezio tefa ectro lity stem l su

Towards Trusted Devices in FPGA by Modeling Radiation Induced Errors

Electronics for the CMS Muon Drift Tube Chambers: the Read-Out Minicrate.

READOUT ELECTRONICS FOR TPC DETECTOR IN THE MPD/NICA PROJECT

CMS Tracker Synchronization

The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC

The CMS Detector Status and Prospects

Neutron Irradiation Tests of an S-LINK-over-G-link System

THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS

Design of the Level-1 Global Calorimeter Trigger

DT Trigger Server: Milestone D324 : Sep99 TSM (ASIC) 1st prototype

The Readout Architecture of the ATLAS Pixel System

The ATLAS Pixel Detector

THE UPGRADE PATH FROM LEGACY VME TO VXS DUAL STAR CONNECTIVITY FOR LARGE SCALE DATA ACQUISITION AND TRIGGER SYSTEMS

R&D on high performance RPC for the ATLAS Phase-II upgrade

AIDA Advanced European Infrastructures for Detectors at Accelerators. Milestone Report. Pixel gas read-out progress

A new Scintillating Fibre Tracker for LHCb experiment

THE ATLAS Inner Detector [2] is designed for precision

A prototype of fine granularity lead-scintillating fiber calorimeter with imaging read-out

CSC Data Rates, Formats and Calibration Methods

Dick Loveless. 20 November 2008 SLHC Workshop. Dick Loveless SLHC Workshop 20 Nov

Minutes of the ALICE Technical Board, November 14 th, The draft minutes of the October 2013 TF meeting were approved without any changes.

Commissioning and Initial Performance of the Belle II itop PID Subdetector

Short summary of ATLAS Japan Group for LHC/ATLAS upgrade review Liquid Argon Calorimeter

Status of CMS and preparations for first physics

Electronics procurements

The Readout Architecture of the ATLAS Pixel System. 2 The ATLAS Pixel Detector System

CSC Muon Trigger. Jay Hauser. Director s Review Fermilab, Apr 30, Outline

The Time-of-Flight Detector for the ALICE experiment

Drift Tubes as Muon Detectors for ILC

SciFi A Large Scintillating Fibre Tracker for LHCb

S.Cenk Yıldız on behalf of ATLAS Muon Collaboration. Topical Workshop on Electronics for Particle Physics, 28 September - 2 October 2015

Remote Diagnostics and Upgrades

Large Area, High Speed Photo-detectors Readout

A Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout

The field cage for a large TPC prototype

Novel Data Acquisition System for Silicon Tracking Detectors

Commissioning of the ATLAS Transition Radiation Tracker (TRT)

The ATLAS Level-1 Central Trigger

Dual Link DVI Receiver Implementation

Atlas Pixel Replacement/Upgrade. Measurements on 3D sensors

Pixelated Positron Timing Counter with SiPM-readout Scintillator for MEG II experiment

Evaluation of an Optical Data Transfer System for the LHCb RICH Detectors.

GFT Channel Slave Generator

Progress on the development of a detector mounted analog and digital readout system

PICOSECOND TIMING USING FAST ANALOG SAMPLING

Commissioning and Performance of the ATLAS Transition Radiation Tracker with High Energy Collisions at LHC

The CMS Phase 1 Pixel Detector

Performance and aging of OPERA bakelite RPCs. A. Bertolin, R. Brugnera, F. Dal Corso, S. Dusini, A. Garfagnini, L. Stanco

T1 Electronic Design Review

Radiation-Hard Optical Link for SLHC

GFT Channel Digital Delay Generator

Performance of a double-metal n-on-n and a Czochralski silicon strip detector read out at LHC speeds

Features of the 745T-20C: Applications of the 745T-20C: Model 745T-20C 20 Channel Digital Delay Generator

Transcription:

An RPC-Based Technical Trigger for the CMS Experiment M.Abbrescia a, A.Colaleo a, R.Guida a, G.Iaselli a, R.Liuzzi a, F.Loddo a, M.Maggi a, B.Marangelli a, S.Natali a, S.Nuzzo a, G.Pugliese a, A.Ranieri a, F.Romano a, R.Trentadue a, N.Cavallo b, F.Fabozzi b, P.Paolucci c, D.Piccolo c, C.Sciacca c, G.Belli d, C.De Vecchi d, A.Grelli d, M.Necchi d, S.P.Ratti d, C.Riccardi d, P.Torre d, P.Vitulo d, T.Anguelov e, V.Genchev e, B.Panev e, S.Piperov e, G.Sultanov e, A.Dimitrov f, L.Litov f, B.Pavlov f, P.Petkov f, K.Bunkowski g, K.Kierzkowski g, J.Krolikowski g, M.Kudla g, K.Pozniak h, G.Wrochna i, A.Korpela l, M.Iskanius l, T.Tuuva l, G.Polese l,m, I.Segoni m, L.Benussi n, M.Bertani n, S.Bianco n, M.A.Caponero o, D.Colonna p, D.Donisi o, F.L.Fabbri n, F.Felli p, M.Giardoni n, M.Pallotta n, A.Paolozzi p, L.Passamonti n, C.Pucci p and G. Saviano p a Dipartimento Interateneo di Fisica and Sezione INFN, Bari, Italy, b Università degli Studi della Basilicata and Sezione INFN, Napoli, Italy, c Dipartimento di Fisica and Sezione INFN, Napoli, Italy, d Dipartimento di Fisica Nucleare e Teorica and Sezione INFN, Pavia, Italy, e INRNE, BAS, Sofia, Bulgaria, f University of Sofia St. Kliment Ohridski, Bulgaria, g Institute of Experimental Physics, Warsaw University, Poland, h Institute of Electronic System, Warsaw University of Technology, Poland, i Soltan Institute for Nuclear Studies, Warsaw, Poland, l Lappeenranta University of Technology, Finland, m CERN, Geneva, Switzerland, n Laboratori Nazionali di Frascati dell'infn, o Laboratori Nazionali di Frascati dell'infn and ENEA Frascati, p Laboratori Nazionali di Frascati dell'infn and Università di Roma I flavio.loddo@ba.infn.it Abstract In the CMS experiment, sub-detectors may send special trigger signals, called Technical Triggers, for purposes like test and calibration. The Resistive Plate Chambers are part of the Muon Trigger System of the experiment, but might also produce a cosmic muon trigger to be used during the commissioning of the detectors, the CMS Magnet Test- Cosmic Challenge and the later running of CMS. The proposed implementation is based on the development of a new board, the RPC Balcony Collector (); the test results on prototypes and their performance during the recent CMS Cosmic Challenge are presented. I. INTRODUCTION The Resistive Plate Chambers (RPC) are gaseous parallel plate detectors that will be used in the CMS experiment for the muon trigger system [1]. The task of the RPC muon trigger is to identify muons, measure their transverse momentum, determine the bunch crossing from which they originate and select the best track candidates. In the CMS Barrel, a total of six layers of RPCs will be embedded in the iron yoke while in the Forward region up to four layers of RPCs will be instrumented, to cover the region up to η= 2.1. The block diagram of the RPC Trigger electronics full chain is shown in Figure 1. The signals induced on the readout strips are amplified and discriminated by the Front End Boards [2] and sent unsynchronized to the Link Boards, placed on the detector periphery. The Link Boards synchronize the signals with the 40 MHz LHC clock and, after a data compression (LMUX), send them to the Splitter Boards and then to the Trigger Boards located in the CMS Counting Room over 90 m optical link at 1.6 GHz. Each TB receives signals from up to 6 layers of RPC and implements the trigger algorithm based on pattern recognition, performed by FPGA devices called (PAC). After some steps of sorting and ghost-busting, the RPC Trigger system provides the 8 highest momentum muon candidates to the Global Muon Trigger [3]. Detector Periphery Link Box Link Board Sync, LMUX & Optical Tansm. Link Board CCU FEB FEB RPC LVDS Splitter Board Counting Room TRIGGER BOARD L D M U X PAC DAQ Ghost Buster Data Concentrator Card Figure 1: RPC Trigger Electronics Full Chain II. THE RPC-BASED TECHNICAL TRIGGER Ghost Buster & Sorter To Global Muon Trigger To DAQ A. Requirements During the phase of commissioning, the installed RPCs are carefully tested in all their components: gas system, HV, LV and Front End electronics. A crucial aspect for the analysis of the proper functioning of the detection chain is the generation of a trigger signal independent from other detectors and designed to select cosmic muons. Moreover, the CMS experiment itself foresees the possibility that subdetectors could send special triggers, called Technical Triggers, for test, calibration and other purposes. An RPC- 284

based cosmic trigger can be designed to cover all these aspects. The simplest way to implement an RPC-based cosmic trigger is apparently to use the RPC Trigger System itself, just loading the cosmic patterns into the s. But the RPC Trigger System was built to identify muon tracks starting from the interaction point. This means that all the interconnections among Link Boards and Trigger Boards are optimized to fulfil the vertex geometry, which is not adequate to a cosmic trigger. This goal might be achieved adding some Splitter Boards and Trigger Boards, but another useful feature of the cosmic trigger in the proposed architecture is to be redundant, in order to have a powerful debugging tool independent from the Trigger Electronics. The demand for an RPC-based cosmic trigger raised up when the design of electronics and cabling in the experimental hall were frozen; therefore, another constraint of this new system is to use, as much as possible, the existing functionalities and infrastructures and don t introduce major modifications to the existing electronics. Then, this technical trigger must be capable to generate a trigger signal both locally and globally. The local trigger involves the chambers of one Barrel sector and can be used during the Commissioning of the RPCs to check the efficiency of the installed chambers. The global trigger, used as CMS Technical Trigger, involves the whole barrel and requires infrastructures in the counting room. B. Implementation In the proposed scheme, the RPC-based Technical Trigger is implemented by two types of electronic boards: the RPC Balcony Collector () housed in the cavern and the Technical Trigger Unit (TTU) located in the Counting Room, as shown in Figure 2. Box Box Box Box Box Box Experimental Hall 6 Fibers/wheel Box Box Box Box Box Box 30 Counting Room TTU TTU TTU TTU TTU 5 wheel Triggers Figure 2: Technical Trigger principles of operation Technical Trigger Logic Tech. Trigger To Global Trigger As described in the previous paragraph, the RPC signal cables are connected to the Link Boards () for synchronization, data compression and optical conversion. Each reads 96 strips of one η partition (1 roll = half RPC) and produces an OR signal that can be used for our goal. On the front panel of the s there is the CSC connector, used only in the forward RPCs to send some synchronization signals from the RPCs to the Cathode Strip Chambers. This connector is not used in the barrel and represents the easiest way to send signals from s to without modifying the layout of s, already frozen and under production. So, considering also that the cosmic rate at the forward region is 285 expected to be very low and not adequate to perform quick calibration runs, it was finally decided that the RPC Technical Trigger should involve only the barrel chambers. The 13 or 15 Link Boards corresponding to the chambers of the same barrel sector are housed in the same crate, called Box (B). The Bs are housed, in groups of 2, in the 30 racks around the detector. In order to keep the overall cost low, it was decided that one should serve two sectors, for a total of 30 s to equip the whole barrel. The most convenient position for the is inside one of the two Bs of each rack: in fact from the B backplane the can receive the power supplies and the slow control signals provided by the s, while the input ORs can be easily collected from the CSC Connectors of the s by means of simple front-planes circuits. In order to improve the manageability of these front-planes, they are divided into two parts, as shown in Figure 3: the FP1 collects the 7 or 9 ORs from the left part of the crate while the FP2 collects the 6 ORs from the right part, beyond the LHC clock and the reconfiguration signal RCO (this last described in the next paragraph) from the housed in the slot # 14. The connection between FP1 and FP2 is made by means of a short flat cable. The same Front-Planes will be used also in the B non hosting the : in this case, instead of, a special connector called _FAKE will collect and reroute in the proper way the signals to be sent to the of the same rack by means of a shielded twisted pair cable. B with FP1 OUT FP2 7 ORs 6 Ors + CLK + RCO FrontPlane 1 FrontPlane 2 B without (and with _FAKE) FP1 FP2 7 or 9 ORs 6 Ors FrontPlane 1 FrontPlane 2 Figure 3: integration in Boxes So each collects 26 or 28 ORs from two sectors, produces two independent sector-based cosmic trigger as local triggers and transmit optically the ORs to the Technical Trigger Unit boards in the Counting Room, where a wheel-level cosmic trigger will be produced and sent as technical trigger to the Global Trigger of the experiment. III. THE BOARD As shown in Figure 4, the main features of are: mask the dead or noisy input ORs; produce a sector-level cosmic trigger based on pattern recognition, using pre-loaded pattern and according to selectable majority level; force one or more input ORs to be in the pattern, in order to increase the trigger selectivity; transmit electrically the OR on the front panel, for eventual data acquisition during the Commissioning; introduce selectable latency, at steps of 25 ns, to synchronize the trigger with other detectors;

Input ORs 13+13 (or 13+15) remotely controlled using I 2 C bus; transmit optically the ORs to the Counting room. LVDS Receiver FPGA (Spartan III) Delay unit (25 ns Taps) I 2 C GOL Agilent Controller HFBR-5720 LVDS Driver to TDC Trigger #1 (LVDS) Trigger #2 (LVDS) Moreover, since during the MTCC the will be located 120 m far from the receiver end (the Local Trigger Controller LTC or the PSB board of the Global Trigger), the LVDS Trigger signal was sent on a 150 m long cable, to check the quality after such a long distance. The LVDS signals, having a pulse width of 75 ns, showed a jitter of ~ 10 ns, while transmitting them in LVPECL and opto-coupled with the receivers, the jitter decreased down to 5 ns and the signals were properly received by both receiving boards in proper synchronization. Backup Flash Eprom Config. PROM QPLL Reconf 40 MHz LHC Clock JTAG Figure 4: Block Diagram The has been designed using the Xilinx Spartan-3 FPGA, in order to have high flexibility and the possibility to upgrade the firmware. Since the is out of the slow control CCU chain, the FPGA can be configured only in situ using the JTAG Bus. Therefore, eventual firmware upgrades will be done only during the opening phases of the detector. In any case, this aspect does not represents a major limitation since all parameters can be modified remotely using the I 2 C bus and moreover, during the experiment, all the signals will be available in the Counting Room, where the TTU board will have a higher flexibility and possibility to be upgraded also remotely. A. Prototypes Three prototypes have been produced and successfully tested. The circuit is a 10 layer 14x14 cm 2 PCB, to be housed on a mother board fitting the Box dimensions. All the I/O are accessible on the front-plane FP2 through a ZPACK connector, with the exception of the power supplies and the I 2 C bus that are received from the backplane. A picture of the board is shown in Figure 5. The prototypes have been tested both on the Bari test bench and in the Bld. 904 at CERN, where they have been installed in the Bs (Figure 6) and all the interconnections were checked. Figure 6: system in Box B. SEU strategy On the detector periphery, the environment is not critical. In fact, the expected total dose is less than 1 krad, the neutron flux for neutrons with energy more than 20 MeV is expected to be less than 100 cm -2 s -1, giving a neutron fluence less than 10 10 cm -2. The most sensitive device is the SRAM-FPGA, where Single Event Upset might corrupt the configuration memory. Tests performed at Los Alamos Neutron Science Center by Fabula et al. [4] has shown that, for the chosen device, the expected SEU cross section is σ bit ~ 3.0x10-14 cm 2 /bit, corresponding to σ ~ 2.9x10-8 cm 2, while the expected Time to Configuration upset = 1/(σ*Flux) ~ 95 hours/device. In order to mitigate the risk, since the is embedded into the system, it comes natural to adopt the same strategy as the Link Boards (also based on Spartan III FPGAs), that is to reload periodically (every 5 minutes) the configuration SRAM from Flash EPROM, that are extremely robust against our level of irradiation: upon the arrival of the RCO signal from, the required time to load the bit stream is about 200 ms. Concerning the serializer, the rad-tolerant GOL chip developed at CERN is used [5], while the chosen optical transceiver is the AGILENT HFBR-5720L, that was successfully tested by Alice group with neutron fluence 10 11 n/cm 2 at different energies: 10 MeV, 150 MeV and 180 MeV [6]. Figure 5: Prototype 286

C. MTCC Two prototypes have been installed and used during the CMS Magnet Test-Cosmic Challenge (MTCC phase I), started in June 2006 to complete the commissioning of the magnet before the lowering in the cavern and, at the same time, to demonstrate the operations of the various subdetectors with cosmic trigger, the cosmic ray reconstruction across CMS and test the Muon Alignment systems. Concerning the barrel RPCs, 3 sectors have been involved in the MTCC: the sector 10 of the Wheel YB+1, readout by the 1 and the sectors 10 and 11 of the Wheel YB+2, readout by the 2, though till the end of September 2006 the sector 11 of YB+2 was not fully equipped with s and is expected to be fully operational only for the MTCC phase II, starting at the end of September. In the MTCC phase I the was connected to a simple L1 trigger system using the LTC as Trigger Controller, while in the MTCC phase II the LTC will be replaced by the Global Trigger and the trigger will be sent to the Pipelined Synchronized Buffer board of GT, that in CMS will be the board receiving the technical triggers. Beyond the two sector-based triggers (1 and 2), the RPC Trigger Board was also used to look for muons pointing to the tracker (RPCT Trigger). The s were well synchronized with the RPCT Trigger, as well as with the other muon detector (DT and CSC) Triggers. The Trigger working point has been studied through variations of the RPC High voltage. As an example, the trigger rate as a function of the inner RPC HV of Sect.10- YB+1 is shown in Figure 7. For both sectors, the trigger rate is about 30 Hz/sector for majority level of 5/6, while working with majority 6/6 the trigger rate is around 13 Hz/sector. Trig Rate (Hz) 16,00 14,00 12,00 10,00 8,00 6,00 4,00 2,00 W1/S10 RB1in Majority: 6/6 0,00 8,4 8,6 8,8 9 9,2 9,4 9,6 9,8 HV(kV) Figure 7: trigger rate vs. inner RPC High Voltage During the MTCC the has been demonstrated to be a very useful scientific tool to study the performance not only of RPC, but also of DT. In Figure 8, an Iguana event display of a cosmic muon triggered by and crossing RPC and DT is displayed. Figure 8: Iguana event display IV. TECHNICAL TRIGGER UNIT The Technical Trigger Unit (TTU) boards will be housed in the counting room to receive the produced wheel-based cosmic trigger to be sent to the Global Trigger as Technical Trigger. The TTU system will receive 30 fibers each carrying 26 or 28 bit at 40 MHz. The signals must be synchronized with the local LHC clock and then the pattern recognition algorithm must be implemented. All these functionalities are already implemented by the RPC Trigger Board [7] (Figure 9), developed by the Warsaw RPC Trigger Group. In fact, each TB can receive up to 18 fibers and the pattern comparators are implemented into fully programmable FPGAs with large amount of logic cells, enough to implement cosmic pattern recognition based on the OR of strips. Since each of the 6 the Opto-Synch FPGAs can receive at most 72 signals, only 12 links per TB can be used for TTU implementation, hence 3 TBs are needed to equip the full Barrel. Max. 72 bit/synch TLK2501 DAQ Concentrator VME Interface VME Connector Ghostbuster Sorter Custom Backplane Connector Figure 9: Trigger Board as Technical Trigger Unit The huge advantage to use TB for this goal is to save time and money to produce new boards and, at the same time, to profit of all other infrastructures needed, such as the hardware and software tools developed by the Warsaw Group to load and control the board remotely. Beyond the development of the new firmware to be uploaded into the PACs, it will be only necessary to design a custom backplane, where mounting the TTC rx chip to receive the timing and 287

control signals and the simple electronics to properly combine the wheel-level cosmic trigger and produce the final technical trigger. The TB-TTUs will be placed in the RPC Sorter Crate in the Counting Room. V. CONCLUSIONS The architecture of the RPC-based technical Trigger has been shown. A new board, called RPC Balcony Collector, has been designed to produce Sector-Based Cosmic Trigger and the prototypes have been successfully tested and used during the CMS Magnet Test Cosmic Challenge. The will be fully produced before the end of 2006 and in the next weeks the firmware for the TB-TTU and the TTU backplanes will be designed to complete the full chain of RPC-based Technical Trigger. VI. REFERENCES [1] CMS Muon Technical Design Report, 1997 [2] M.Abbrescia et al., New developments on front-end electronics for the CMS Resistive Plate Chambers, Nucl. Instr. and Meth. A 456 (2000) 143-139 [3] CMS TDR: The Trigger System, CMS Collaboration, CERN-LHCC-2000-038 [4] J.Fabula et al., The NSEU Sensitivity of Static Latch Based FPGAs and Flash Storage CPLDs, MAPLD 2004 [5] P.Moreira et al., A Radiation Tolerant Gigabit Serializer for LHC Data Transmission, Proceedings of the 7 th Workshop on Electronics for LHC and Future Experiments, Stockholm, Sweden, 13-17 Sept. 2004, CERN/LHCC/2001-034, 22 October 2001 [6] E.Denes et al., ALICE DDL Radiation Tests for the FPGA Configuration Loss, Proceedings of the 10th Workshop on Electronics for LHC and Future Experiments, Boston, USA, 13-17 Sept. 2004, CERN/LHCC/2004-030. [7] Z.Jaworski et al., Resistive Plate Chamber (RPC) based muon trigger system for the CMS experiment - pattern comparator ASIC, Nucl. Instr. and Meth. A 419, Issues 2-3 (1998) 701-706 288