52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Similar documents
Measurements and Simulation Results in Support of IEEE 802.3bj Objective

CAUI-4 Chip to Chip Simulations

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

Summary of NRZ CDAUI proposals

Transmitter Specifications and COM for 50GBASE-CR Mike Dudek Cavium Tao Hu Cavium cd Ad-hoc 1/10/18.

CAUI-4 Chip to Chip and Chip to Module Applications

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

PAM-2 on a 1 Meter Backplane Channel

Thoughts on 25G cable/host configurations. Mike Dudek QLogic. 11/18/14 Presented to 25GE architecture ad hoc 11/19/14.

CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

System Evolution with 100G Serial IO

CAUI-4 Application Requirements

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

IMPACT ORTHOGONAL ROUTING GUIDE

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

COM Study for db Channels of CAUI-4 Chip-to-Chip Link

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

100G EDR and QSFP+ Cable Test Solutions

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

MR Interface Analysis including Chord Signaling Options

SUNSTAR 微波光电 TEL: FAX: v HMC750LP4 / 750LP4E 12.5 Gbps LIMITING AMPLIFIER

ELECTRICAL PERFORMANCE REPORT

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

10Gbps SFP+ Optical Transceiver, 10km Reach

The EMC, Signal And Power Integrity Institute Presents

Microwave Interconnect Testing For 12G-SDI Applications

Optimizing BNC PCB Footprint Designs for Digital Video Equipment

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

Keysight Technologies M8048A ISI Channels

XLAUI/CAUI Electrical Specifications

10Gb/s SFP+ ER 1550nm Cooled EML with TEC, PIN Receiver 40km transmission distance

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

BER margin of COM 3dB

Further Investigation of Bit Multiplexing in 400GbE PMA

10mm x 10mm. 20m (24AWG) 15m (28AWG) 0.01μF TX_IN1 V CC[1:4] TX_OUT1 TX_OUT2 TX TX_IN3 TX_IN2 TX_OUT3 TX_OUT4 SERDES TX_IN4 RX_OUT1 RX_IN1 RX_OUT2

Application Space of CAUI-4/ OIF-VSR and cppi-4

A Simple, Yet Powerful Method to Characterize Differential Interconnects

D1.2 Comments Discussion Document. Chris DiMinico MC Communications/ LEONI Cables & Systems

M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application

DesignCon Tips and Advanced Techniques for Characterizing a 28 Gb/s Transceiver

Duobinary Transmission over ATCA Backplanes

New Serial Link Simulation Process, 6 Gbps SAS Case Study

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies).

Comment #147, #169: Problems of high DFE coefficients

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties

32 G/64 Gbaud Multi Channel PAM4 BERT

DataCom: Practical PAM4 Test Methods for Electrical CDAUI8/VSR-PAM4, Optical 400G-BASE LR8/FR8/DR4

1310nm Video SFP Optical Transceiver

Line Signaling and FEC Performance Comparison for 25Gb/s 100GbE IEEE Gb/s Backplane and Cable Task Force Chicago, September 2011

Architectural Consideration for 100 Gb/s/lane Systems

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

40GBd QSFP+ SR4 Transceiver

Thoughts about adaptive transmitter FFE for 802.3ck Chip-to-Module. Adee Ran, Intel Phil Sun, Credo Adam Healey, Broadcom

Performance comparison study for Rx vs Tx based equalization for C2M links

SI Analysis & Measurement as easy as mobile apps ISD, ADK, X2D2

10Gb/s SFP+ Optical Transceiver Module 10GBASE-LR/LW

100GEL C2M Channel Reach Update

Ali Ghiasi. Jan 23, 2011 IEEE GNGOPTX Study Group Newport Beach

40G SWDM4 MSA Technical Specifications Optical Specifications

SHF Communication Technologies AG

Open electrical issues. Piers Dawe Mellanox

A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology

10G BiDi XFP 10km Optical Transceiver GBX-xxxx192-LRC

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

SFP-10G-LR (10G BASE-LR SFP+) Datasheet

XFP-1020-WA/B 10Gbps XFP Bi-Directional Transceiver, 20km Reach 1270/1330nm TX / 1330/1270 nm RX

100G QSFP28 SR4 Transceiver

Problems of high DFE coefficients

Designing High Performance Interposers with 3-port and 6-port S-parameters

GaAs MMIC Double Balanced Mixer

RF Characterization Report

Application Note. 3G SDI Evaluation Board. Revision Date: July 2, 2009

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

EVALUATION KIT AVAILABLE 12.5Gbps Settable Receive Equalizer +2.5V +3.3V V CC1 V CC. 30in OF FR-4 STRIPLINE OR MICROSTRIP TRANSMISSION LINE SDI+ SDI-

30 GHz Attenuator Performance and De-Embedment

Need for FEC-protected chip-to-module CAUI-4 specification. Piers Dawe Mellanox Technologies

Parameter Input Output Min Typ Max Diode Option (GHz) (GHz) Input drive level (dbm)

OC-48/STM-16 Bi-directional SFP Transceiver (40km) RBT25SI2

OC-48/STM-16 SFP Transceiver (SR) RSP25SS1

Transmission Distance and Jitter Guide

Electrical Sampling Modules Datasheet 80E11 80E11X1 80E10B 80E09B 80E08B 80E07B 80E04 80E03 80E03-NV

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

QSFP SV-QSFP-40G-PSR4

Datasheet SHF A Multi-Channel Error Analyzer

10Gb/s XFP Optical Transceiver Module

Electrical Interface Ad-hoc Meeting - Opening/Agenda - Observations on CRU Bandwidth - Open items for Ad Hoc

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

Parameter Input Output Min Typ Max Diode Option (GHz) (GHz) Input drive level (dbm)

GaAs MMIC Double Balanced Mixer

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

Transcription:

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Channel 2

Channel Host Stripline Measured with VNA, 97Ω zqsfp+ HFSS Model 0.83 inch, 110Ω Stripline Model Trace.s4p Connector.s4p ADS Trace 3 Lengths used: 3.00in 4.46in 5.92in 3

Host Stripline (measured) Trace Width: 4.5mil Gap: 5.5mil PCB: FR408HR Surface Roughness: RTF Differential Z: 97Ω 2.92mm Connectors 16mil Stubs 4

Molex zqsfp+ (56gig) SMT Connector - Molex zqsfp+ (56Gig) SMT connector - S-parameters provided courtesy of Molex - Backward Compatible - Retuned and Optimized for 56 gig - Signal SMT launch pads shortened by.25mm, ground pads remain the same size as today - Same mating interface (connector to module) as today 5

Comments on the channels. Channel loss per inch is conservative (based on measurements of FR408HR), Megtron 6 or equivalent could be used with lower loss. Channels are provided with a range of potential target losses. Difference in impedance between the host and module boards is not worst case, but 110 Ohms was chosen for the Module board to make it as bad as it could be with the measured channels. Via stub length is worst case, however the vias aren t a major contributing factor to the degradation. The 2.92mm connectors are probably not as bad as an IC package/breakout is and certainly don t have the loss that a large package would have. For these reasons I am not suggesting these are worst case channels, but they are realistic and any proposed solution should operate on them, (or at least the shorter ones if we choose a lower loss maximum target loss). The ILD fitting and FOM ILD are per Clause 93A except that the fitting was only to 0.75*fb. The fitting was performed for both 52GBaud (NRZ) and 26GBaud (PAM4) results. (FOM ILD is called ILD rms ) Channel Models have been submitted for uploading to the channel data area as Chip to Module channels. Page 6

3.0 inch Host Trace (97Ω) + zqsfp + 0.83 inch Stripline (110Ω) 25.78125 Gb/s 7

3.0 inch Host Trace (97Ω) + zqsfp + 0.83 inch Stripline (110Ω) 52 Gb/s 8

4.46 inch Host Trace (97Ω) + zqsfp + 0.83 inch Stripline (110Ω) 25.78125 Gb/s 9

4.46 inch Host Trace (97Ω) + zqsfp + 0.83 inch Stripline (110Ω) 52 Gb/s 10

5.92 inch Host Trace (97Ω) + zqsfp + 0.83 inch Stripline (110Ω) 25.78125 Gb/s 11

5.92 inch Host Trace (97Ω) + zqsfp + 0.83 inch Stripline (110Ω) 52 Gb/s 12

NRZ Performance with Frequency-scaled 802.3bm CTLE (52 Gb/s, 1e-6 BER) 13

Channel Gaussian filter to set Tx 20/80 risetime, 5ps. Host Stripline Measured with VNA, 97Ω zqsfp+ HFSS Model 0.83 inch, 110Ω Stripline Model 60GHz Bessel filter to emulate scope bandwidth TX Trace.s4p Connector.s4p ADS Trace RX Data Rate 52Gb/s. Voltage Swing 1Vpp differential. 3 Lengths used: 3.0in 4.46in 5.92in CTLE Settings for different Host Trace Lengths: 6dB 7dB 9dB 14

Comments on the Simulations. This simulation is not making a proposal that the optimum solution is no Tx FIR and just an Rx CTLE but it investigates the suggestion that this is out of the question. The Tx risetime could be somewhat faster than the on-die risetime. Jitter hasn t been included in the simulation. As discussed earlier the 2.92mm connectors are likely to be better than an IC package/footprint and the channels aren t completely worst case. Additional package loss beyond the 2.92mm connector loss is likely to be equivalent to longer host traces. Page 15

TX 20/80 Risetime: 5ps 16

TX Eye: After Gaussian Filter 17

3.0 inch Host Trace + zqsfp + 0.83 inch Stripline 6 db CTLE optimum 18

3.0 inch Host Trace + zqsfp + 0.83 inch Stripline, CTLE 6dB 19

4.46 inch Host Trace + zqsfp + 0.83 inch Stripline 7 db CTLE optimum 20

4.46 inch Host Trace + zqsfp + 0.83 inch Stripline, CTLE 7dB 21

5.92 inch Host Trace + zqsfp + 0.83 inch Stripline 9+ db CTLE optimum 22

5.92 inch Host Trace + zqsfp + 0.83 inch Stripline, CTLE 9dB 23

Conclusions from the Simulations. The eyes are reasonably open even on the highest loss channel (approx 18dB) at Nyquist. More work would be required to determine if the NRZ, no Tx FIR, CTLE only Rx is a viable solution for Chip to Module. Page 24