I I. Charge Balancing Fill Rate Monitor II.DESIGN

Similar documents
Qs7-1 DEVELOPMENT OF AN IMAGE COMPRESSION AND AUTHENTICATION MODULE FOR VIDEO SURVEILLANCE SYSTEMS. DlSTRlBUllON OF THIS DOCUMENT IS UNLlditEb,d

OF THIS DOCUMENT IS W8.MTO ^ SF6

2x1 prototype plasma-electrode Pockels cell (PEPC) for the National Ignition Facility

X-ray BPM-Based Feedback System at the APS Storage Ring. O. Singh, L. Erwin, G. Decker, R. Laird and F. Lenkszus

THE INTERNATIONAL REMOTE MONITORING PROJECT RESULTS OF THE SWEDISH NUCLEAR POWER FACILITY FIELD TRIAL

5V +10V. Figure 1. DC2622A Connection Diagram

DEMO MANUAL DC2668A LTC5552 3GHz to 20GHz Microwave Mixer with Wideband DC to 6GHz IF BOARD PHOTO

Development at Jefferson Lab

GA A26497 SOLID-STATE HIGH-VOLTAGE CROWBAR UTILIZING SERIES-CONNECTED THYRISTORS

e'a&- A Fiber Optic Wind Vane: A Conceptual View (U)

32 Channel CPCI Board User Manual

Experimental Results of the Active Deflection of a Beam from a Kicker System

A/D and D/A convertor 0(4) 24 ma DC, 16 bits

CCD 143A 2048-Element High Speed Linear Image Sensor

Model 4700 Photodiode Characterizer

CATHODE RAY OSCILLOSCOPE. Basic block diagrams Principle of operation Measurement of voltage, current and frequency

CCD Element Linear Image Sensor CCD Element Line Scan Image Sensor

FINAL DESIGN OF ILC RTML EXTRACTION LINE FOR SINGLE STAGE BUNCH COMPRESSOR

Using Digital Fault Recorders As Phasor Measurement Unit Devices

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

Color Spaces in Digital Video

How to Match the Color Brightness of Automotive TFT-LCD Panels

DISCLAIMER. Portions of this document may be illegible in electronic image products. Images are produced from the best available original document.

Laser Beam Analyser Laser Diagnos c System. If you can measure it, you can control it!

JOSEPH T. BRADLEY I11 MICHAEL COLLINS ' 9 7 PULSED POWER CONFERENCE JUNE JULY 2, BALTIMORE, DISCLAIMER

2 MHz Lock-In Amplifier

UNIT V 8051 Microcontroller based Systems Design

OFC & VLSI SIMULATION LAB MANUAL

FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD

Features. = +25 C, LO = 0 dbm, Vcc = Vcc1, 2, 3 = +5V, G_Bias = +2.5V *

RF Testing of A Single FPIX1 for BTeV

DARHT II Scaled Accelerator Tests on the ETA II Accelerator*

Troubleshooting EMI in Embedded Designs White Paper

DMC550 Technical Reference

FRONT WIRING DIAGRAM FOR ProCommander 2Series

... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL*

Vorne Industries. 87/719 Analog Input Module User's Manual Industrial Drive Itasca, IL (630) Telefax (630)

MICROLINK 304x A-D Converter User Manual

82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

Online data sheet SGS4-S108P3PS2W03 SLG SWITCHING AUTOMATION LIGHT GRIDS

Interfacing the TLC5510 Analog-to-Digital Converter to the

THE NOISE PERFORMANCE OF EVALUATION BOARDS FOR A UNIVERSAL TRANSDUCER INTERFACE WITH USB CONNECTION

EXPERIMENT #6 DIGITAL BASICS

CCE RR REVISED & UN-REVISED KARNATAKA SECONDARY EDUCATION EXAMINATION BOARD, MALLESWARAM, BANGALORE G È.G È.G È..

LambdaFLEX Zero Chirp Tunable XFP Module TL8800ZPCND

What to look for when choosing an oscilloscope

Features. = +25 C, LO = 0 dbm, Vcc = Vcc1, 2, 3 = +5V, G_Bias = +2.5V *

Digital Lock-In Amplifiers SR850 DSP lock-in amplifier with graphical display

Readout techniques for drift and low frequency noise rejection in infrared arrays

150-MW S-Band Klystron Program at the Stanford Linear Accelerator Center1

LambdaFLEX Negative Chirp Tunable XFP Module TL8900NACND

AND9191/D. KAI-2093 Image Sensor and the SMPTE Standard APPLICATION NOTE.

RX40_V1_0 Measurement Report F.Faccio

Cryoelectronics. MS-FLL User s Manual. Mr. SQUID Flux-Locked Loop. STAR Cryoelectronics 25 Bisbee Court, Suite A Santa Fe, NM U. S. A.

Mechanical Design of Recirculating Accelerator Experiments for Heavy-Ion Fusion

ADC0804C, ADC BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS

SA9504 Dual-band, PCS(CDMA)/AMPS LNA and downconverter mixers

AND9185/D. Large Signal Output Optimization for Interline CCD Image Sensors APPLICATION NOTE

Introduction. Serial In - Serial Out Shift Registers (SISO)

ModBox-1310nm-1550nm-NRZ 1310nm & 1550 nm, 28 Gb/s, 44 Gb/s Reference Transmitters

MODELING A DISTRIBUTED SPATIAL FILTER LOW-NOISE SEMICONDUCTOR OPTICAL AMPLIFIER

GALILEO Timing Receiver

Evaluation Board for CS4954/55

2 MHz Lock-In Amplifier

CATHODE-RAY OSCILLOSCOPE (CRO)

Operating Instructions

Brief Description of Circuit Functions. The brief ckt. description of V20 107E5 17 Monitor

Timing Pulses. Important element of laboratory electronics. Pulses can control logical sequences with precise timing.

LAUREL ELECTRONICS, INC.

A dedicated data acquisition system for ion velocity measurements of laser produced plasmas

Xtreme Power Systems RFU. Installation And Usage Manual. Firmware v1.1. Manual v1.1. Revision Date: June 5 th, 2014

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

GFT Channel Digital Delay Generator

T sors, such that when the bias of a flip-flop circuit is

Features. Parameter Min. Typ. Max. Min. Typ. Max. Units

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

SignalTap Plus System Analyzer

Photodiode Detector with Signal Amplification

Digital Systems Principles and Applications. Chapter 1 Objectives

Test Report TIDA /14/2014. Test Report For TIDA Aptina Automotive Camera Module 02/14/2014

Optical shift register based on an optical flip-flop memory with a single active element Zhang, S.; Li, Z.; Liu, Y.; Khoe, G.D.; Dorren, H.J.S.

Dual Slope ADC Design from Power, Speed and Area Perspectives

Although the examples given in this application note are based on the ZX-24, the principles can be equally well applied to the other ZX processors.

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

Features of the 745T-20C: Applications of the 745T-20C: Model 745T-20C 20 Channel Digital Delay Generator

HMC581LP6 / 581LP6E MIXERS - SMT. HIGH IP3 RFIC DUAL DOWNCONVERTER, MHz. Typical Applications. Features. Functional Diagram

PRELIMINARY INFORMATION. Professional Signal Generation and Monitoring Options for RIFEforLIFE Research Equipment

ECMF4-20A42N10. Common mode filter with ESD protection for high speed serial interface. Features. Applications. Description

Design of a 50 MW Klystron at X-Band*

Converters: Analogue to Digital

Flash Single Color Datasheet

Simple PICTIC Commands

MSO-28 Oscilloscope, Logic Analyzer, Spectrum Analyzer

Quad ADC EV10AQ190A Synchronization of Multiple ADCs

HONEYWELL VIDEO SYSTEMS HIGH-RESOLUTION COLOR DOME CAMERA

This paper was prepared for submittal to the Government Microcircuit Applications Conference Orlando, ET March 19-21,1996

RF2360 LINEAR GENERAL PURPOSE AMPLIFIER

EECS150 - Digital Design Lecture 2 - CMOS

Technical data. General specifications. 60 ma Power consumption P 0. 1 W Time delay before availability t v. 120 ms Interface. Protocol IO-Link V1.

SKY : MHz High Linearity, Single Up/Downconversion Mixer

Transcription:

r SubmJtted to 1995 Particle Accelerator Conference, Dallas, Texas, May 1-5, 1995. Charge Balancing Fill Rate Monitor B?XL-61760 &df- 9SdS/,--4bG J.L. Rothman and E.B. Blum National Synchrotron Light Source, Brookhaven National Laboratory, Upton, New York 11973 Abstract A fill rate monitor has been developed for the NSLS storage rings to allow machine tuning over a very large dynamic range of beam current. Synchrotron light, focused on a photodiode, produces a signal proportional to the beam current. A charge balancing circuit processes the diode current, creating an output signal proportional to the current injected into the ring. The unit operates linearly over a dynamic range of 120dB and can resolve pulses of injected beam as small as 1M. Timing. NTRODUCTON beam spot can be centered. Current from the diode runs through a double shielded cable to the electronics located in chassis 2. OPT2 TO CONTROL ROOM The fill rate monitor is one of the most frequently used diagnostic tools in the NSLS control room, allowing the operator to optimize injection and reduce the time between fills. Previous fill rate monitors have used signals from pickup electrodes (PLES) or from a DC current transformer (DCCT). A tuned receiver connected to a PUE can measure very small currents, but tends to saturate with large signals. The DCCT tolerates large signals but is too noisy to resolve small changes in current. The new unit combines the best elements of the other systems, providing both high sensitivity and a wide dynamic range. Lens / T.DESGN 1, Chassis1 RG223 Chassis2 \ Figure 1: Schematic view of the mechanical design TMNG CYCLE # ~ - 1 NTERUPT POLARTY NTEGRATE RESET FlMP Q TRFlNSFER Figure 2: Electronic System diagram FlLL SGNALS ACTUE LOW NSLS TMNG Figure 3: Timing diagram N

. DSCLAMER This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, make any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or dulness of any information, apparatus, product, or process disdased, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, pmcess, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof. '

Portions of this document may be illegible in electronic image products. fmnces are produced from the best available original doculent.

c prevents fluctuations in the diode current due to beam motion. The microcontroller then reverses the polarity of SW2. SW1 closes again and integrates the photodiode current on the top plate of C1. The charge remaining on C1 is proportional to the current injected into the ring. At this point SW4 closes, resetting the charge sensitive amplifier. After SW4 opens SW3 closes to transfer the charge from C1 to C2, updating the output signal. Since C1= lop and C2 = 4.7 nf the voltage gain = 2100. The output is buffered with a differential driver and transmitted to the control room for display on a digital oscilloscope. The OPT201[1] is a low noise photodiode and a transimpedance amplifier fabricated on the same chip. n this application it has been configured to provide a current output. SW1 and SW2 are LTC1043 [2] FET switches. C1 is made large to keep the input signals near ground. This makes the switch charge injection less than lpc, contributing less than 200pV to the output offset voltage. The ACF2101 [l] is a dual analog integrator also with low noise and low charge injection characteristics. A Basic Stampm [3] microcontroller sequences the FET switches. Since the Stamp is programmed in a dialect of the Basic programming language, only 11 executable lines of code are required to produce the needed timing signals. Programs are downloaded from a PC via the parallel port. Variables can be sent back to the PC at run time for debugging purposes, making an emulator unnecessary. The code is stored in an EEPROM so programs can be updated at any time.. PERFORMANCE The resolution as a function of beam current is shown in figure 4. The noise floor is given by: V. CONCLUSONS The charge balancing technique used in this fill rate monitor allows high resolution measurements to be made over a wide range of beam current. The performance can be further enhanced by moving the unit to a beam port that sees less beam motion. Even so, it measures small changes in current much better than previous detectors, opening the possibility of using charge balancing techniques to measure beam lifetime. V. REFERENCES [l] Burr Brown Corporation, Linear Products, P.O. Box 11400 Tucson, AZ 85734-1400 [2] Linear Technology Corporation, 1630 McCarthy Blvd, Milpitas, CA 95035 [3]Parallax, nc. 3805 Atherton Road, #102, Rocklin, CA 95765 V. ACKNOWLEDGMENTS Thanks to Henry Link for technical support.. Despite the increase in noise at high currents the monitor can still resolve 37ppm changes in beam current with 850mA in the ring..- % 2 O 0 10-3 10-2 10-1 io0 101 102 103 16 (ma) Figure 4: Resolution as a function of beam current

Submit-ted to 1995 Particle Accelerator Conference, Dallas, Texas, May 1-5, 1995. Charge Balancing Fill Rate Monitor BNL-61760 Abstract J.L. Rothman and E.B. Blum National Synchrotron Light Source, Brookhaven National Laboratory, Upton, New York 11973 A fill rate monitor has been developed for the NSLS storage rings to allow machine tuning over a very large dynamic range of beam current. Synchrotron,light, focused on a photodiode, produces a signal proportional to the beam current. A charge balancing circuit processes the diode current, creating an output signal proportional to the current injected into the ring. The unit operates linearly over a dynamic range of 120dB and can resolve pulses of injected beam as small as 1w. beam spot can be centered. Current from the diode runs through a double shielded cable to the electronics located in chassis 2. TO CONTROL ROOM. NTRODUCTON The fill rate monitor is one of the most frequently used diagnostic tools in the NSLS control room, allowing the operator to optimize injection and reduce the time between fills. Previous fill rate monitors have used signals from pickup electrodes (PUEs) or fiom a DC current transformer (DCCT). A tuned receiver connected to a PUE can measure very small currents, but tends to saturate with large signals. The DCCT tolerates large signals but is too noisy to resolve small changes in current. The new unit combines the best elements of the other systems, providing both high sensitivity and a wide dynamic range.. DESGN TMNG CYCLE # ~ - 1 Figure 2 Electronic System diagram ALL SGNALS ACTVE LOW NSLS TMNG NTERUPT N Light port Poyer cable Power supply POLARTY NTEGRATE RESET AMP 0 TRANSFER 1 FF RST Figure 1: Schematic view of the mechanical design The mechanical design is shown in figure 1. The lens is a standard video camera lens mounted on the light port via an adapter. t focuses the light into chassis 1 and onto the photodiode. The diode is mounted on a micrometer so the * Work performed under the auspices of the U.S. Department of Energy Figure 3: Timing diagram The electronic system and timing diagrams are shown in figure 2'and figure 3 respectively. At the end of timing cycle N-1, the absolute current in the ring is measured by closing SW1 and integrating the photodiode current on the bottom plate of C1 for 50mS. The interrupt flip flop is then reset in preparation for timing cycle N. A timing pulse sets the flip flop and interrupts the microcontroller looms after a shot has been injected into the ring. This allows the beam to damp and

' prevents fluctuations in the diode current due to beam motion. The microcontroller then reverses the polarity of SW2. SW1 closes again and integrates the photodiode current on the top plate of C1. The charge remaining on C1 is proportional to the current injected into the ring. At this point SW4 closes, resetting the charge sensitive amplifier. After SW4 opens SW3 closes to transfer the charge from C1 to C2, updating the output signal. Since C 1 = 10p.F and C2 = 4.7 nf the voltage gain = 2100. The output is buffered with a differential driver and transmitted to the control room for display on a digital oscilloscope. The OPnOl[l] is a low noise photodiode and a transimpedance amplifier fabricated on the same chip. n this application it has been configured to provide a current output. SWl and SW2 are LTC1043 [2] FET switches. C1 is made large to keep the input signals near ground. This makes the switch charge injection less than lpc, contributing less than 200pV to the output offset voltage. The ACJ3101 [l] is a dual analog integrator also with low noise and low charge injection characteristics. A Basic Stampm [3] microcontroller sequences the FET switches. Since the Stamp is programmed in a dialect of the Basic programming language, only 11 executable lines of code are required to produce the needed timing signals. Programs are downloaded from a PC via the parallel port. Variables can be sent back to the PC at run time for debugging purposes, making an emulator unnecessary. The code is stored in an EEPROM so programs can be updated at any time.. PERFORMANCE The resolution as a function of beam current is shown in figure 4. The noise floor is given by:,, = 1p.A * (1 - (BwclA/ 27369) ) Despite the increase in noise at high currents the monitor can still resolve 37ppm changes in beam current with 850mA in the ring. 8 30 2 a 5 20 v.-$ s lo 0 10-3 10-2 10-1 io0 16 @A) io1 io2 103 Figure 4: Resolution as a function of beam current V.CONCLUSONS The charge balancing technique used in this fill rate monitor allows high resolution measurements to be made over a wide range of beam current. The performance can be further enhanced by moving the unit to a beam port that sees less beam motion. Even so, it measures small changes in current much better than previous detectors, opening the possibility of using charge balancing techniques to measure beam lifetime. V. REFERENCES [l]burr Brown Corporation, Linear Products, P.O.Box 11400 Tucson, AZ 85734-1400 [2] Line& Technology Corporation, 1630 McCarthy Blvd, Milpitas, CA 95035 [3]Parallax, nc. 3805 Atherton Road, #102, Rocklin, CA 95765 V. ACKNOWLEDGMENTS Thanks to Henry Link for technical support.