SI Analysis & Measurement as easy as mobile apps ISD, ADK, X2D2

Similar documents
Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

Senior Project Manager / AEO

Forensic Analysis of Closed Eyes

DUT ATE Test Fixture S-Parameters Estimation using 1x-Reflect Methodology

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

SI Design & Measurement Principles and Best Practices

De-embedding Gigaprobes Using Time Domain Gating with the LeCroy SPARQ

PCB Probing for Signal-Integrity Measurements

Keysight Technologies De-Embedding and Embedding S-Parameter Networks Using a Vector Network Analyzer. Application Note

30 GHz Attenuator Performance and De-Embedment

Agilent MOI for HDMI 1.4b Cable Assembly Test Revision Jul 2012

Microwave Interconnect Testing For 12G-SDI Applications

Keysight Technologies

A Simple, Yet Powerful Method to Characterize Differential Interconnects

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

User s Guide Rev 1.0

Why Engineers Ignore Cable Loss

SCSI Cable Characterization Methodology and Systems from GigaTest Labs

Tutorial Session 8:00 am Feb. 2, Robert Schaefer, Agilent Technologies Feb. 2, 2009

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

RF Characterization Report

Monoblock RF Filter Testing SMA, In-Fixture Calibration and the UDCK

Keysight Method of Implementation (MOI) for VESA DisplayPort (DP) Standard Version 1.3 Cable-Connector Compliance Tests Using E5071C ENA Option TDR

Multi-GB/s Serial Channel Design Using a Hybrid Measurement and Simulation Platform

RF Characterization Report

DesignCon Tips and Advanced Techniques for Characterizing a 28 Gb/s Transceiver

Microwave Interconnect Testing For 12G SDI Applications

RF Characterization Report

Keysight N1055A Remote Head Module 35/50 GHz 2/4 Port TDR/TDT

CAUI-4 Chip to Chip Simulations

New Serial Link Simulation Process, 6 Gbps SAS Case Study

SPARQ Signal Integrity Network Analyzer. High-bandwidth, Multi-port S-parameters

S-Parameter Measurement and Fixture De-Embedding Variation Across Multiple Teams, Equipment and De- Embedding Tools

Designing High Performance Interposers with 3-port and 6-port S-parameters

Agilent Validating Transceiver FPGAs Using Advanced Calibration Techniques. White Paper

SDLA Visualizer Serial Data Link Analysis Visualizer Software Printable Application Help

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64

PI3PCIE2612-A. High Bandwidth, 6-Differential Channel 1:2 DP/PCIe Gen2 Display Mux, ATX Pinout. Features. Description

Electrical Sampling Modules Datasheet 80E11 80E11X1 80E10B 80E09B 80E08B 80E07B 80E04 80E03 80E03-NV

Keysight Technologies Method of Implementation (MOI) for BroadR-Reach Link Segment Tests Using E5071C ENA Option TDR

Intel PCB Transmission Line Loss Characterization Metrology

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Limitations of a Load Pull System

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Emphasis, Equalization & Embedding

Virtual Thru-Reflect-Line (TRL) Calibration

Eye Doctor II Advanced Signal Integrity Tools

Zen and the Art of On-Wafer Probing A Personal Perspective

ELECTRICAL PERFORMANCE REPORT

Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Application Note AN39

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Measurement Accuracy of the ZVK Vector Network Analyzer

DCA Wide-Bandwidth Oscilloscope Family Configuration Guide

PCI Express. Francis Liu Project Manager Agilent Technologies. Nov 2012

Performance at the DUT: Techniques for Evaluating the Performance of an ATE System at the Device Under Test Socket

Investigation of Deembedding. up to 110GHz J.BAZZI *1, C. RAYA, A.CURUTCHET *, F.POURCHON #, N.DERRIER #, D.CELI #, T.ZIMMER *

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

UNH-IOL Physical Layer Knowledge Document

Electrical Sampling Modules

Basic Verification of Power Loadpull Systems

M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application

March 15-18, 2015 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 6

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

SignalCorrect Software and TCS70902 Calibration Source Option SC SignalCorrect software

Duobinary Transmission over ATCA Backplanes

LA GHz Vector Network Analyser

Transmission Distance and Jitter Guide

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Datasheet SHF A

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

PicoScope 9200A PC Sampling Oscilloscopes for Windows PCs

ENGINEERING COMMITTEE Interface Practices Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

Development of an oscilloscope based TDP metric

GaAs MMIC Double Balanced Mixer. Description Package Green Status

Keysight Technologies Infiniium DCA-X 86100D Wide-Bandwidth Oscilloscope Mainframe and Modules

SDAIII-CompleteLinQ Multi-Lane Serial Data, Noise and Crosstalk Analysis

EVALUATION KIT AVAILABLE 12.5Gbps Settable Receive Equalizer +2.5V +3.3V V CC1 V CC. 30in OF FR-4 STRIPLINE OR MICROSTRIP TRANSMISSION LINE SDI+ SDI-

PicoScope 9200A PC Sampling Oscilloscopes for Windows PCs

Application Note. 3G SDI Evaluation Board. Revision Date: July 2, 2009

DesignCon Pavel Zivny, Tektronix, Inc. (503)

100G EDR and QSFP+ Cable Test Solutions

Line Signaling and FEC Performance Comparison for 25Gb/s 100GbE IEEE Gb/s Backplane and Cable Task Force Chicago, September 2011

The Challenges of Measuring PAM4 Signals

CAUI-4 Chip to Chip and Chip to Module Applications

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

DesignCon Simulation Techniques for 6+ Gbps Serial Links. Donald Telian, Siguys

Development of an oscilloscope based TDP metric

Comment #147, #169: Problems of high DFE coefficients

PicoScope 9300 Series migration guide

PicoScope 9200A PC Sampling Oscilloscopes for Windows PCs

Product Specification PE613010

Transcription:

SI Analysis & Measurement as easy as mobile apps ISD, ADK, X2D2 Ching-Chao Huang huang@ataitec.com

Outline Can SI tools be made like mobile apps? Introduction of AtaiTec SI software Most applications in ~3 clicks. In-Situ De-embedding (ISD) Fix causality problems commonly found in other deembedding tools. Advanced Design Kit (ADK) Many mobile-apps-like SI tools in one place: S-param quality, TDR/TDT, eye diagrams, compliance testing, Advanced 2D solver (X2D2) Model and extract DK, DF and roughness. 2

If it takes more than 5 seconds to do any of these, it is too long Cascade Combine multiple S-param files Fill in DC De-embed Change reference impedance Interpolate Extrapolate Eye Diagram (with FFE, CTLE, DFE) Compliance testing Plot [S] Passivity & causality correction TDR & TDT Extract material property SPICE models S-param quality Surface roughness model 3

Confucius said The mechanic that would perfect his work must first sharpen his tools. 工欲善其事, 必先利其器 To have a good job, find a good boss and good co-workers. 居是邦也, 事其大夫之賢者, 友其士之仁者 Confucius 551 BC - 479 BC 4

Sharp tools from AtaiTec Mobile-apps-like SI software increases productivity VNA 3D Solver S S Channel Simulation VNA 3D Solver Current flow S S S Material property ISD ADK X2D2 S S S S Channel Simulation S S = S parameters AtaiTec enhanced flow 5

AtaiTec SI software Most applications in ~3 clicks In-Situ De-Embedding (ISD) A cost-saving alternative to replace TRL calibration. Simple Only one 2x through test coupon is needed. Save $$$ Save SMAs, board material, and time. Accurate Remove fixture crosstalk; causal DUT results. Advanced Signal Integrity Design Kits (ADK) TDR/TDT, passivity & causality correction, eye diagrams, S-to-Spice, scope de-embedding and a lot more. Complex SI operations in one mouse click. X2D2 Accurate 2D solver for modeling causal dielectric and surface roughness. 6

In-Situ De-embedding (ISD) Causal by construction DUT to VNA The goal is to de-embed the fixture effect and extract DUT data. SMA lead-in trace 1 test board ISD uses 2x thru or 1x open / 1x short as reference and de-embed fixture s actual impedance through optimization. De-embedding is made easy as 1-2-3. In Situ 2 3 Save SMAs, board material and time. 7

Why do most de-embedding tools give causality error Most tools use test coupons directly for de-embedding, so difference between actual fixture and test coupons gets piled up into DUT results. A B C - DUT Test coupons DUT Phantom limbs* due to difference in fiber weave, etching, soldering, * http://www.edn.com/electronics-blogs/test-voices/4438677/software-tool-fixes-some-causality-violations by Eric Bogatin 8

What is 2x thru 2x thru is 2x lead-ins or lead-outs. SMA DUT lead-in trace test board lead-out trace 2x thru for lead-ins 2x thru for lead-outs 2 sets of 2x thru are required for asymmetric fixture. 9

What is 1x open / 1x short 1x open / 1x short is useful when 2x thru is not possible (e.g., connector vias, package, ). SMA DUT lead-in trace test board lead-out trace 1x open 1x short 1x open 1x short 10

Why ISD is more accurate and saves $$$ TRL calibration board ISD test coupon More board space - Multiple test coupons are required. Test coupons are used directly for deembedding. All difference between calibration and actual DUT boards gets piled up into DUT results. Expensive SMAs, board materials (Roger) and tight-etching-tolerance are required. Impossible to guarantee all SMAs and traces are identical (consider weaves, etching, ) Time-consuming manual calibration is required. Reference plane is in front of DUT. Only one 2x thru test coupon is needed. Test coupon is used only for reference, not for direct de-embedding. Actual DUT board impedance is deembedded. Inexpensive SMAs, board materials (FR4) and loose-etching-tolerance can be used. ECal can be used for fast SOLT calibration. Reference plane is in front of SMA. De-embedding is made easy as 1-2-3 with only two input files: 2x thru and DUT board (SMA-to-SMA) Touchstone files. More information: Both de-embedding and DUT files are provided as outputs. * TRL = Thru-Reflect-Line 11

Example 1: Mezzanine connector ISD vs. TRL In this example, we will use ISD and TRL to extract a mezzanine connector and compare their results. To be de-embedded SMA Mezzanine connector (DUT) *Courtesy of Hirose Electric 12

DUT results after ISD and TRL Which one is more accurate? TRL gives too many ripples in return loss (RL) for such a small DUT. Non-causal ripples 13

Converting S parameter into TDR/TDT shows non-causality in TRL results? Non-causal? Non-causal Rise time = 40ps (20/80) 14

Zoom-in shows non-causal TRL results in all IL, RL, NEXT and FEXT TRL causes time-domain errors of 0.38% (IL), 25.81% (RL), 1.05% (NEXT) and 2.86% (FEXT) in this case*. Non-causal Non-causal * The percentage is larger with single-bit response and/or faster rise time. Non-causal Non-causal Rise time = 40ps (20/80) 15

How did ISD do it? Through optimization, ISD de-embeds fixture s impedance exactly, independent of 2x thru s impedance. 2x thru and fixture have different impedance. Rise time = 40ps (20/80) 16

TRL can give huge error in SDD11 even with small impedance variation* ISD is able to de-embed fixture s differential impedance with only a single-trace 2x thru. DUT De-embedding TRL gives more than 100% error due to causality violation. * The impedance variation between 2x thru and fixture is less than 5%. (See previous slide.) Rise time = 40ps (20/80) 17

Example 2: USB type C mated connector ISD vs. AFR Good de-embedding is crucial for meeting compliance spec. 1 1 3 7 3 5 2x thru DUT 2 2 4 8 6 4 Fixture 18

DUT results after ISD and AFR Which one is more accurate? AFR gives too many ripples in return loss (RL) for such a small DUT. Non-causal ripples 19

Converting S parameter into TDR/TDT shows non-causality in AFR results Counterclockwise phase angle is another indication of non-causality. Ripples Non-causal Counterclockwise 20

De-embedding affects pass or fail of compliance spec. ISD improves IMR and IRL (from compliance tool). ISD AFR Spec -0.6-0.8-1.0-40 -18-44 -44 PASS FAIL IL RL IL RL 21

Example 3: Resonator ISD vs. AFR vs. simulation Good de-embedding is crucial for design verification (i.e., correlation) and improvement. 2x thru feed line feed line DUT 22

SDD11 ISD correlates with simulation much better Red Simulation Yellow After AFR Red Simulation Yellow After ISD 23

SCC11 ISD correlates with simulation much better Red Simulation Yellow After AFR Red Simulation Yellow After ISD 24

Advanced SI Design Kits (ADK) Many mobile-apps-like SI tools in one place Complex SI operations, from causality correction to eye diagrams, TDR/TDT, scope de-embedding, spectral analysis, in a few mouse clicks. Everything you want to do with S parameters in one place. Increase productivity. 25

Find connection 1 Quickly examine [S]. Identify from-to connection. Compute quality metrics. 2 Compute delay and skew. File name: D:\Demo\Examples\ISD_TRL.s4p Total 800 points from 0.025 GHz to 20 GHz with 50 ohm Zref. Reciprocity metric = 99.04 % Passivity metric = 92.90 % Causality metric = 62.48 % Causality metric for each S(i,j): 67.44 84.47 64.01 89.27 86.39 73.68 89.13 62.48 63.05 88.40 67.03 92.20 89.08 66.11 92.36 70.97 From-To Connections: Port 1 -> 3 Port 2 -> 4 L1: Median phase delay (1 to 3) = 132.159 ps L2: Median phase delay (2 to 4) = 131.107 ps Median skew (L1-L2) = 0.974016 ps 26

Passivity & causality correction 2 1 3 Multiple ways to fill in DC. Separate signal and ground resistance for DC coupling in point-to-point nets. Resistive circuit for arbitrary connection. Extrapolation. Rise time (20/80) = 50 ps 27

[S] to TDR & TDT 1 2 3 Built-in filter & IFFT. Single-ended, differential or common mode. Step, single-bit or impulse response. Correlated with TDR equipment. 28

Plot multiple curves Single-ended and mixed-mode S, Y, Z or TDR/TDT Add math expression, spec curves, figure title/legend. Display delay or DK, VSWR, Smith Chart. Reset impedance. Flexible port index. 29

Channel optimization 1 2 [S] to eye diagram, waveform or spectrum. Single-ended, differential or mixed-mode. 3 With or without NEXT and FEXT. With or without TX FFE, RX CTLE and DFE. NRZ PAM4 30 Fixed or PRBS patterns. NRZ or PAM4

Scope embedding & de-embedding Plot scope data in waveform, eye diagram or spectrum. Embed and/or de-embed [S] from scope data. Original 31 After de-embedding

X2D2 Advanced 2D solver for surface roughness modeling Accurate 2D BEM field solver with causal dielectric and effectiveconductivity surface roughness models. Compute impedance, RLGC matrices and S parameters. Create Touchstone file and frequency-dependent W-element model. Material property Stackup Conductors 32

Causal dielectric model Wideband Debye (or Djordjevic-Sarkar) model Need only four variables: ε ε = = ε r + ε m 2 1 m ( 1 i tanδ ) ε, ε, m, m 1 log 10 2 10 10 m m 2 1 1 + i f + i f ε = 3.35, ε = 0.15, m = 10, m1 2 = 14.5 33

Surface roughness model Effective conductivity (by G. Gold & K. Helmreich at DesignCon 2014) needs only two variables: σ, bulk R q 2 Numerically solving B jωµσ B + that of smooth surface gives σ eff σ σ ( B) = 0 and equating power to Simple Work well with field solver Give effect of roughness on all IL, RL, NEXT and FEXT σ bulk = 5.8 10 7 s/m 34

Using ISD and X2D2 to extract material property Measure two traces of different length (L1 & L2). Use ISD to extract trace-only data. Extract causal DK, DF and surface roughness models by running X2D2 to fit IL in both magnitude and phase. Final causal DK, DF, sigma & roughness model Trace L1 measurement ISD Data for trace only (L2-L1) Optimizer to fit IL X2D2 Trace L2 measurement Initial guess for DK, DF, sigma, roughness 35

Example Two differential stripline traces of different length (L1 & L2) are measured. SMA & via L1 L2 L1 = 6 L2 0.1164 0.1 mm 0.014 mm 0.115 0.1456 0.178 Cross section 36

Using ISD to extract trace-only data ISD uses L1 as 2x thru and matches L2 impedance to extract DUT (6 trace). L1 L2 DUT (6 ) 1 DUT 2 3 Rise time (20/80) = 50 ps 37

Using X2D2 to compare different models Optimized model gives the desired material property Model A (manufacturer s) DK=3.51, DF=0.004, 7 σ bulk 5.8 10 s/m, R = 0 = q Model B (intermediate) DK=3.51, DF=0.004, 7 σ = 5.8 10 s/m, = 1 Model C (optimized) ε σ bulk R q µ = 3.35, ε = 0.15, R m = 10, 7 bulk = 5.8 10 s/m, q = 0.8 µ 2 m m m 1 = 14.5 Fitting differential IL in both magnitude and phase 38

Automated extraction of DK, DF, roughness and 2D cross section Built-in templates for microstrips and striplines. Other templates (such as cable) can be easily added. Easily create trace S param for any length and to any frequency. Note: We can fit RL from ISD but not from TRL because TRL s RL is often non-physical. 39

RL is crucial for DK extraction Use ISD instead of TRL results for extraction TRL gives non-physical RL and will be impossible to fit. Matching RL is crucial because it affects DK and cross section (and therefore length, DF and roughness). 40

Summary AtaiTec s mobile-apps-like signal integrity software helps improve productivity with most applications in ~3 clicks. ISD fixes causality problems commonly found in de-embedding. ADK is a one-stop shop for many SI applications. X2D2 models and extracts DK, DF and surface roughness. VNA 3D Solver S S S Material property ISD ADK X2D2 S S S S S Channel Simulation S = S parameters AtaiTec enhanced flow 41

Appendix 1x Open De-embedding

ISD s new 1x open de-embedding needs only one 1x open test coupon Fixture + DUT 1x open DUT 0.5 microstrip 4.5 stripline DUT 0.5 microstrip - 0.5 microstrip 1.5 stripline 1.5 stripline 43

ISD can reconstruct 1x thru s IL and RL from 1x open s RL SDD12 SDD11 SDD11 SDD22 open 44

ISD s in-situ technology matches the fixture s impedance for de-embedding 45

IL and RL extracted by ISD match the actual values very well DUT 1.5 stripline 46