Front-End Receiver Architecture for Miniaturised Ultrasound Imaging

Similar documents
Chapter 6: Real-Time Image Formation

Scalable Low cost Ultrasound Beam former

International Journal of Engineering Research-Online A Peer Reviewed International Journal

IC Design of a New Decision Device for Analog Viterbi Decoder

Research Results in Mixed Signal IC Design

AR SWORD Digital Receiver EXciter (DREX)

DDC and DUC Filters in SDR platforms

IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing

A Real Time Infrared Imaging System Based on DSP & FPGA

Low Power VLSI CMOS Design An Image Processing Chip for RGB to HSI Conversion

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC

RF (Wireless) Fundamentals 1- Day Seminar

Audio and Video II. Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21

Hardware Implementation of Viterbi Decoder for Wireless Applications

VXI RF Measurement Analyzer

INTEGRATED ASSEMBLIES MICROWAVE SOLUTIONS FROM TELEDYNE COUGAR

Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison

Introduction to Data Conversion and Processing

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

Reading an Image using CMOS Linear Image Sensor. S.R.Shinthu 1, P.Maheswari 2, C.S.Manikandababu 3. 1 Introduction. A.

Data Converters and DSPs Getting Closer to Sensors

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

Large Area, High Speed Photo-detectors Readout

R Fig. 5 photograph of the image reorganization circuitry. Circuit diagram of output sampling stage.

GALILEO Timing Receiver

Distributed Arithmetic Unit Design for Fir Filter

Design & Simulation of 128x Interpolator Filter

Recursive Ultrasound Imaging

Interframe Bus Encoding Technique for Low Power Video Compression

An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter

A High Performance VLSI Architecture with Half Pel and Quarter Pel Interpolation for A Single Frame

1732 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 9, SEPTEMBER 2010

Multi-Frame Matrix Capture Common File Format (MFMC- CFF) Requirements Capture

Instrumentation Grade RF & Microwave Subsystems

Robust Transmission of H.264/AVC Video using 64-QAM and unequal error protection

Ultrasound instrumentation and image formation. Lecturer: Chelsea Munding September 28 th, 2017

ISSCC 2006 / SESSION 14 / BASEBAND AND CHANNEL PROCESSING / 14.6

FPGA Realization of Farrow Structure for Sampling Rate Change

UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT

FPGA Hardware Resource Specific Optimal Design for FIR Filters

Clock Jitter Cancelation in Coherent Data Converter Testing

RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS

News from Rohde&Schwarz Number 195 (2008/I)

Hugo Technology. An introduction into Rob Watts' technology

Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

LOW POWER AND HIGH PERFORMANCE SHIFT REGISTERS USING PULSED LATCH TECHNIQUE

PICOSECOND TIMING USING FAST ANALOG SAMPLING

OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features

Agilent E5500 Series Phase Noise Measurement Solutions Product Overview

Bit Rate Control for Video Transmission Over Wireless Networks

ESE-10 Multipurpose Color Ultrasound System IMAGING SYSTEMS

ieee transactions on ultrasonics, ferroelectrics, and frequency control, vol. 52, no. 1, january

OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features

Robust Transmission of H.264/AVC Video Using 64-QAM and Unequal Error Protection

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011

Syed Muhammad Yasser Sherazi CURRICULUM VITAE

OPTIMIZED DIGITAL FILTER ARCHITECTURES FOR MULTI-STANDARD RF TRANSCEIVERS

University of Bristol - Explore Bristol Research. Link to publication record in Explore Bristol Research PDF-document.

The Distortion Magnifier

Techniques for Extending Real-Time Oscilloscope Bandwidth

The Design of Efficient Viterbi Decoder and Realization by FPGA

Implementation of Low Power and Area Efficient Carry Select Adder

White Paper : Achieving synthetic slow-motion in UHDTV. InSync Technology Ltd, UK

IP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES

VGA Controller. Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, VGA Controller Components

Digital Audio Design Validation and Debugging Using PGY-I2C

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

Hidden melody in music playing motion: Music recording using optical motion tracking system

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

ADVANCES in semiconductor technology are contributing

Power Reduction Techniques for a Spread Spectrum Based Correlator

Terahertz focal plane arrays for astrophysics and remote sensing

An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency

Suverna Sengar 1, Partha Pratim Bhattacharya 2

Implementation of an MPEG Codec on the Tilera TM 64 Processor

Constant Bit Rate for Video Streaming Over Packet Switching Networks

A Low Power Delay Buffer Using Gated Driver Tree

A Symmetric Differential Clock Generator for Bit-Serial Hardware

RECOMMENDATION ITU-R BT.1201 * Extremely high resolution imagery

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

AbhijeetKhandale. H R Bhagyalakshmi

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

Wideband Downconverters With Signatec 14-Bit Digitizers

Innovative Rotary Encoders Deliver Durability and Precision without Tradeoffs. By: Jeff Smoot, CUI Inc

Feasibility Study of Stochastic Streaming with 4K UHD Video Traces

DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS

Figure 1: Feature Vector Sequence Generator block diagram.

Design on CIC interpolator in Model Simulator

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

An Efficient Reduction of Area in Multistandard Transform Core

Signal Stability Analyser

Implementation and Analysis of Area Efficient Architectures for CSLA by using CLA

Radar Signal Processing Final Report Spring Semester 2017

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

Digital Video Telemetry System

Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices

Development of beam-collision feedback systems for future lepton colliders. John Adams Institute for Accelerator Science, Oxford University

Transcription:

Proceedings of the 3 rd World Congress on Electrical Engineering and Computer Systems and Science (EECSS'17) Rome, Italy June 4 6, 2017 Paper No. ICBES 133 ISSN: 2369-811X DOI: 10.11159/icbes17.133 Front-End Receiver Architecture for Miniaturised Ultrasound Imaging Graham Peyton, Martyn G. Boutelle, Emmanuel M. Drakakis Department of Bioengineering, Imperial College London South Kensington Campus, SW72AZ, London, UK g.peyton14@imperial.ac.uk; m.boutelle@imperial.ac.uk; e.drakakis@imperial.ac.uk Abstract - The design and measured results for an I/Q synthetic aperture beamforming front-end are presented. The system targets a highly portable ultrasound imaging applications such as wearable/portable devices and capsule endoscopes. Synthetic aperture beamforming is carried out in the baseband in order to minimise the bandwidth and power consumption. A single-channel analogue front-end (AFE) demodulates RF signals into I/Q components. The FPGA-based beamformer dynamically apodises and focuses the data by interpolating and applying complex phase rotations to the I/Q samples. The entire system is pipelined using a synthetic aperture protocol through a single, multiplexed channel in order to reduce the cost and complexity of the system and minimise the area. The AFE consumes 7.8mW and occupies 1.5 mm 1.5 mm in AMS 0.35µm CMOS. The digital beamformer is implemented on a Kintex- 7 TM FPGA and consumes 262mW for a frame rate of 4Hz. Measured results using real ultrasound data reveal that comparable image quality may be attained to the case when full RF beamforming is used. Future work includes integration of analogue/digital components on a single chip. Keywords: analogue front-end, digital beamformer, FPGA, ultrasound imaging 1. Introduction Point of care ultrasonography has been the focus of extensive research over the past few decades. Advances in transducer technology, beamforming algorithms and electronics have paved the way for the development of efficient, flexible and portable ultrasound imaging systems. Ultra-miniaturised, wireless systems have been proposed such as capsule endoscopes [1], implantable ultrasound devices [2] and wearable ultrasound devices [3]. However, the translation of these ideas into practical hardware is exceedingly difficult due to the inherent area, power and bandwidth constraints of such systems. This paper proposes a design for a front-end architecture that performs synthetic aperture beamforming (SAB) on demodulated I/Q signals. Extensive literature has been published on various SAB methods, their applicability in smallscale systems [4], and on the utility of beamforming in the baseband [5]. The primary focus of this paper is on the translation of theoretical I/Q SAB constructs into practical hardware, with the target applications being wearables, portable devices and capsule endoscopy. The proposed design combines SAB with I/Q demodulation to reduce the hardware complexity, cost and power consumption, at the expense of a lower frame rate. In section 2, the theoretical framework is discussed, followed by the design of the analogue front-end and digital beamformer in section 3. Finally, measured results are presented in section 4. 2. Baseband Synthetic Aperture Beamforming (SAB) In this work, synthetic receiver aperture (SRA) [6] and synthetic transmit aperture (STA) [7] beamforming are combined by serialising the formation of both transmit and receive apertures, so as to maximise the SNR and reduce hardware complexity. A single element is excited to ensonify the region of interest. Transmission is carried out n times for all receive elements, and only a single receive channel is required to process the reflection signal. The result is n lowresolution images which are combined to form a higher resolution image. Spatial compounding is then used to increase the SNR: the entire process is repeated for Nt different transmit positions, such that the final image is an average of the higher resolution images. The obvious disadvantage of this approach is a reduced frame. However, hardware complexity is greatly reduced as only a single channel is required. Beamforming is usually carried out in the RF domain. However, by demodulating the data first, the bandwidth and sampling rate may be decreased, leading to a substantial saving in power. I/Q demodulation is used to extract the in-phase ICBES 133-1

and quadrature components, I(t) and Q(t), from the reflected RF signal. Next, time delays for beamforming are calculated and linear or quadrature interpolation is used to determine the delayed I/Q values at the time delays. These values are then phase-rotated by multiplying the amplitudes by sine or cosine reference signals, and then summed to yield the pixel value. Dynamic apodisation is also applied to keep the F-number (F#) constant as a function of imaging depth. As described above, the low-resolution images are combined dynamically to form a high resolution image. Table 1: Summary performance for the analogue front-end. Parameter Supply voltage Static supply current Transducer center frequency I/Q bandwidth Gain Input referred dynamic range at 1 khz Input referred noise floor Performance 3.3 V 4.5 ma 2.5 MHz 1.25MHz (37-52) ± 6 db 61 db 15 μv 3. Hardware Design The proposed system is comprised of an analogue front-end (AFE) and digital beamformer. A block diagram of the AFE is shown in Fig. 1. RF signals are switched through an analogue multiplexer, according to the SAB protocol described above. The first stage in the AFE is a fully differential preamplifier/low noise amplifier (LNA) which performs time-gain compensation (TGC) to account for exponential tissue attenuation. The signal is then downconverted using two passive mixers into I and Q components, and then amplified by a programmable gain amplifier (PGA) and filtered by a Butterworth lowpass filter. The layout of the AFE circuit is shown in Fig. 2, and a summary of the performance is presented in table 1. Fig. 1: Block diagram of the analogue front-end (AFE) and interfacing circuitry. RF ultrasound signals are multiplexed through the AFE, which performs time-gain compensation (TGC) and demodulates the RF signals into I/Q components using a switching mixer and lowpass filter (LPF). After analogue to digital conversion (ADC), I/Q data are processed by the digital beamformer to form a 2D image. The Verilog beamforming algorithm was tested on a Kintex-7 TM FPGA (XC7K325T-2FFG900CFPGA). A 62.7% device device utilisation is reported for the following parameters: f clk = 20MHz, pixel resolution = 64 352, frame rate = 4 Hz. The total power consumption is estimated to be 262mW by the Xilinx Vivaldo power estimator. Increasing the clock frequency allows for a higher image quality/frame rate at the expense of increased power consumption. 4. Results and Discussion Raw ultrasound data were captured on a Verasonics Vantage 256 TM system using a P4-1 phased array (central frequency at 2.5MHz). The synthetic aperture method was used, and RF signals were sampled at 10MHz. The medium contained a hyperechoic phantom and had an attenuation rate of 0.7dB/cm/MHz. The RF signals were multiplexed through the AFE using an arbitrary waveform generator (Picoscope 5442B). Beamforming was carried out on FPGA and the image was transmitted to a PC. Finally, envelop detection was carried out in MATLAB and the image was ICBES 133-2

logarithmically compressed. In Fig. 3, B-mode images of the phantom are compared for RF-domain beamforming and quadrature beamforming. The normalised root-mean-square-error (NRMSE) may be used as a quantitative measure of image quality. The NRMSE is computed on a scan-line/columnwise basis by comparing each pixel in the RF-beamformed image, g j,k to that of the quadrature image, f j,k, as follows: (1) Fig. 2: Layout of the AFE in AMS 0.35µm CMOS technology. The dimensions of the AFE are 1.35mm 1.35mm, and the power consumption is 7.8mW for a 3.3V power supply. where max (g j,k ) and min (g j,k ) represent the maximum and minimum values of each column in g j,k respectively. For N t = 48, the NRMSE is 13%, confirming that the two images are closely comparable. When decreasing the number of transmissions to 15, the NRMSE increases to 14.5% due to a reduction in the SNR caused by larger sidelobes and increased speckle noise. The reduction in image quality is evident in Fig. 3(c). However, for the same frame rate, a threefold reduction in N t leads to a proportional decrease in power consumption, since the system clock frequency may be decreased or the area reduced as fewer pixels are calculated in parallel. The multidimensional tradeoff in the design must be balanced to achieve the desired image quality/frame rate, given the application. The proposed system consumes 269mW (excluding ADC and transceiver power consumption), and targets an application requiring low frame rates (4Hz). Other state-of-the-art beamforming solutions such as the ultrasound system-on-chip (SOC) in [8] support more advanced imaging techniques with high frames rates (30 f ps), but at the expense of increased power consumption (1.2W) and area (27 27mm 2 ). Alternatively, Memon et al. further miniaturised an ultrasound front-end by integrating a micromachined transducer with a beamforming ASIC for capsule endoscopy [9], but measured power consumption and image quality in this work are not published. ICBES 133-3

Fig. 3: Images of a phantom containing a hyperechoic cycst. In (a), beamforming is carried out in the RF domain with 48 transmissions and F# = 2.5. In (b)-(c), quadrature beamforming is carried out with 48 and 15 transmissions respectively (F# = 2.5). 5. Conclusion The design of an integrated beamforming front-end for wireless capsule endoscopy is presented. The AFE demodulates RF ultrasound signals into I/Q components in order to decrease the bandwidth and power consumption. The AFE consumes 14.9mW and occupies 1.5mm 1.5mm in AMS 0.35µm CMOS when demodulating RF signals centered at 2.5MHz. I/Q signals are multiplexed through a single channel, and dynamic focusing is carried out in the baseband using a synthetic aperture approach. The FPGA beamformer consumes 262mW for a frame rate of 4Hz. The image quality and frame rate may be tuned by varying the degree of spatial compounding. Experiments using real ultrasound data reveal that the proposed front-end may achieve appropriate image quality, with reduced complexity and power consumption. Future work will involve integrating the analogue and digital subsystems into a single chip, and incorporating analogue-to-digital conversion, transmission and transceiver functions into the system. Acknowledgments The authors wish to thank Dr Matthieu Toulemonde for supplying the RF ultrasound database. ICBES 133-4

References [1] J. H. Lee, G. Traverso, C. M. Schoellhammer, D. Blankschtein, R. Langer, K. E. Thomenius, D. S. Boning, and B. W. Anthony, Towards wireless capsule endoscopic ultrasound (WCEU), IEEE International Ultrasonics Symposium, IUS, pp. 734-737, 2014. [2] A. Basak, S. Member, V. Ranganathan, S. Member, Implantable Ultrasonic Imaging Assembly for Automated Monitoring of Internal Organs, IEEE transactions on biomedical circuits and systems, vol. 8, no. 6, pp. 881-890, 2015. [3] A. P. Mierzwa, S. P. Huang, K. T. Nguyen, M. O. Culjat, and R. S. Singh, Wearable Ultrasound Array for Point-of- Care Imaging and Patient Monitoring, Studies in health technology and informatics, vol. 220, pp. 241-4, 2016. [4] M. Karaman and M. O Donnell, Synthetic aperture imaging for small scale systems, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control, vol. 42, no. 3, pp. 429442, 1995. [5] S. H. Chang and G. H. Cho, Phase-Error-Free Quadrature Sampling Technique in the Ultrasonic B-Scan Imaging System and Its Application to the Synthetic Focusing System, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, vol. 40, no. 3, pp. 216-223, 1993. [6] L. F. Nock and G. E. Trahey, Synthetic receive aperture imaging with phase correction for motion and for tissue inhomogeneities. I. Basic principles, IEEE transactions on ultrasonics, ferroelectrics, and frequency control, vol. 39, no. 4, pp. 489-95, 1992. [7] K. L. Gammelmark and J. A. Jensen, Multielement synthetic transmit aperture imaging using temporal encoding, IEEE Transactions on Medical Imaging, vol. 22, no. 4, pp. 552-563, 2003. [8] J. Kang et al., A System-on-Chip Solution for Point-of-Care Ultrasound Imaging Systems: Architecture and ASIC Implementation, IEEE Transactions on Biomedical Circuits and Systems, vol. 10, no. 2, pp. 412-423, 2016. [9] F. Memon et al., Capsule ultrasound device, IEEE International Ultrasonics Symposium (IUS), Taipei, pp. 1-4, 2015. ICBES 133-5