Delta-Sigma Modulators

Similar documents
BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved

Introduction to Data Conversion and Processing

Dac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for:

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

EE262: Integrated Analog Circuit Design

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC

Linear Circuit Design Handbook

Delta-Sigma ADC

Design of an Error Output Feedback Digital Delta Sigma Modulator with In Stage Dithering for Spur Free Output Spectrum

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number:

Decade Counters Mod-5 counter: Decade Counter:

Data Converter Overview: DACs and ADCs. Dr. Paul Hasler and Dr. Philip Allen

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

Design & Simulation of 128x Interpolator Filter

How advances in digitizer technologies improve measurement accuracy

Research Results in Mixed Signal IC Design

Digital Correction for Multibit D/A Converters

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC

Chapter 6: Real-Time Image Formation

International Journal of Engineering Research-Online A Peer Reviewed International Journal

Feedback: Part A - Basics

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control

1722 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 55, NO. 6, JULY 2008

WINTER 15 EXAMINATION Model Answer

Techniques for Extending Real-Time Oscilloscope Bandwidth

Clock Jitter Cancelation in Coherent Data Converter Testing

Digital Fundamentals. Introduction to Digital Signal Processing

Multirate Digital Signal Processing

Asynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input

Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring

GALILEO Timing Receiver

DIRECT DIGITAL SYNTHESIS AND SPUR REDUCTION USING METHOD OF DITHERING

PEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman

BTV Tuesday 21 November 2006

CS3350B Computer Architecture Winter 2015

PESIT Bangalore South Campus

Basic TV Technology: Digital and Analog

Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

BCCU Brightness and Color Control Unit. XMC microcontrollers September 2016

Lecture 3, Opamps. Operational amplifiers, high-gain, high-speed

Getting Started with the LabVIEW Sound and Vibration Toolkit

Topic 8. Sequential Circuits 1

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC

DSP in Communications and Signal Processing

Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab

Digital Representation

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

A review on the design and improvement techniques of comb filters

Synthesized Clock Generator

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1

Dual Slope ADC Design from Power, Speed and Area Perspectives

EE273 Lecture 11 Pipelined Timing Closed-Loop Timing November 2, Today s Assignment

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)

DIGITAL ELECTRONICS MCQs

Datasheet SHF A

Dual Channel, 8x Oversampling DIGITAL FILTER

Lesson 2.2: Digitizing and Packetizing Voice. Optimizing Converged Cisco Networks (ONT) Module 2: Cisco VoIP Implementations

Dithering in Analog-to-digital Conversion

Simulation analysis of the transmission gaps influence on the decoding processes in the NS-DM system

Trigger synchronization and phase coherent in high speed multi-channels data acquisition system

DIGITAL COMMUNICATION

Technical Data. HF Tuner WJ-9119 WATKINS-JOHNSON. Features

Digital Television Fundamentals

Tiptop audio z-dsp.

FM1200RTIM COMTECH TECHNOLOGY CO., LTD. 1. GENERAL SPECIFICATION. 2. STANDARD TEST CONDITION test for electrical specification shall be

ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6

Agilent Understanding the Agilent 34405A DMM Operation Application Note

EECS 373 Design of Microprocessor-Based Systems

PAPER A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution

16-Bit DSP Interpolator IC For Enhanced Feedback in Motion Control Systems

MIXED-SIGNAL AND DSP DESIGN TECHNIQUES

BOST With Multi-Bit Delta-Sigma TDC

Display for the Virginia Museum of Science Digital Communications

Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison

Digital BPMs and Orbit Feedback Systems

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

PRECISION DIGITAL PREAMPLIFIER

Professor Laurence S. Dooley. School of Computing and Communications Milton Keynes, UK

CS61C : Machine Structures

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

ADVANCES in semiconductor technology are contributing

Analog input and output

'if it was so, it might be; and if it were so, it would be: but as it isn't, it ain't. That's logic'

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

REAL-TIME DIGITAL SIGNAL PROCESSING from MATLAB to C with the TMS320C6x DSK

SINOAUDI TeddyDAC Digital to Analogue Converter white paper Teddy Pardo

CS61C : Machine Structures

MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM

AFRL-RY-WP-TR

Fusion CD64 CD Player Digital Engine in Depth

Digital Signal Processing

AD9884A Evaluation Kit Documentation

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

Samsung VTU11A0 Timing Controller

ADC Channel Scan with Software PSoC 3 / PSoC 5

Transcription:

Delta-Sigma Modulators Modeling, Design and Applications George I Bourdopoulos University ofpatras, Greece Aristodemos Pnevmatikakis Athens Information Technology, Greece Vassilis Anastassopoulos University of Patras, Greece Theodore L Deliyannis University of Patras, Greece Imperial College Press

Contents Preface v 1. Introduction 1 1.1 Modulation - Demodulation 1 1.2 AI Modulation 2 1.3 Design and Implementation of AS Modulators 4 1.4 Applications 6 1.5 Book Organization 7 10 2. Analog to Digital Conversion 12 2.1 Introduction 12 2.2 The Basic Concept of A/D Conversion 14 2.3 Uniform Sampling 15 2.4 Quantization Error and the Linear Model 20 2.5 Sampling ofband-pass Signals 25 2.6 Oversampling Principles 27 2.7 The Delta Modulator 29 2.8 Performance of the Delta Modulator 33 2.9 The Exponential DM 34 2.10 The Concept ofnoise Shaping 36 ix

X AS Modulators 2.11Summary 37 Problems 3g 4Q 3. AS Modulators Architectures 41 3.1 Introduction 4i 3.2 First-Order AS Modulators 42 3.2.1 Input and output waveforms 45 3.2.2 SNR and PSD diagrams, ' '. 46 3.3 Comparison of Delta and AS Modulators 48 3.3.1 Linear DM 48 3.3.2 Exponential DM 4g 3.3.3 AS Modulator 49 3.4 Second-Order AS Modulators 49 3.5 High-Order AS Modulators 5! 3.6 Stability of Single-Stage AS Modulators 58 3.7 Multi-Stage AS Modulators 59 3.8 Multi-Bit AS Modulators 64 3.9 Hybrid AS Modulators 68 3.10 Adaptive AS Modulators 69 3.11 Band-Pass AS Modulators 70 3.12Summary 73 Problems 73 75 4. Single-Bit Single-Stage AS Modulators, Modeling and Design 77 4.1 Introduction 77 4.2 Modeling of AS Modulators 78 4.2.1 Linear model 79 4.2.2 Quasi-Linear model 1 4.3 NTF Characteristics 33 4.4 Stability of AS Modulators 85 4.5 Stability Criteria g7 4.6 Noise Transfer Function Determination 89 4.6.1 Optimizing the position ofzeros 90 4.6.2 Optimizing the position of poles 93

Contents xi 4.7 AS Modulator Assessment 95 4.8 Summary 96 Problems 97 99 5. Implementation of AS Modulators 100 5.1 Introduction 100 5.2 Basic Blocks of a AS Modulator for Analog-to-Digital Conversion 100 5.2.1 The loop filter 102 5.2.2 Local ADC and DAC 106 5.3 Continuous-Time Loop Filter Implementation 108 5.4 Circuit Design ofa First-Order AS Modulator 113 5.5 Circuit Design ofa Second-Order AS Modulator 114 5.6 Circuit Design of a Third-Order AS Modulator 119 5.7 Circuit Design of a Fourth-Order Band-pass AS Modulator 124 5.8 Testing the Operation of AS Modulators Experimentally. 127 5.9 Low-Power, Low-Voltage AS Modulators 131 5.10 Summary 134 Problems 135 137 Appendix 138 6. Practical Limitations of AS Modulators 139 6.1 Introduction 139 6.2 Practical Circuit Limitations 139 6.2.1 Noise sources in the AS loop 140 6.3 Effect of Thermal Noise 144 6.3.1 SCcircuits 144 6.3.2 CT active RC circuits 146 6.4 Effects of the Opamp Non-ldealities 147 6.4.1 Thermal and flicker noise and DC offset of the opamp 147 6.4.2 Finite opamp gain 149 6.4.3 Finite bandwidth and slew-rate of the opamp.... 151

xii AS Modulators 6.5 Effect ofjitter, 6.5.1 SCcircuits, 6.5.2 CT active RC circuits i54 6.6 Effect of Rise and Fall Times of DAC Pulses in CT Circuits, <- fi 6.7 A Comparison of SC and CT active RC Circuits 158 6.8 DACErrors 159 6.8.1 Single-bit DAC 160 6.8.2 Multibit DAC.. i AI 6.9 Summary,,., Problems 164 165 7. Stabilization and Suppression of Tones for Higher-Order Single-Stage AS Modulators 167 7.1 Introduction 7.2 Bounds on Quantizer Input Using the Variable Gain Method 167 16g 7.3 Stabilization Methods 1 y 0 7.3.1 Resetting the integrators 171 7.3.2 Clipping the integrators 171 7.3.3 Activation of local feedback loops around the integrators y]2 73.4 Reducing the order of the loop filter 173 7.4 Comparison of the Stabilization Methods 175 7.5 Tones in AS Modulators 182 7.6 Fixed Techniques ^4 7.6.1 Dithering.. 104 7.6.2 Chaotic AS modulators 185 7.6.3 Bit-flipping 18g 7.6.4 Comparison of fixed techniques 191 7.7 Adaptive Techniques 192 7.7.1 Adaptive dithering 192 7.7.2 Adaptive bit-flipping 193 7.7.3 Comparison of the adaptive techniques 193

Contents xiii 7.8 Summary 193 5. Decimation, Interpolation and Converters 8.1 Introduction 8.2 Rate Conversion 8.2.1 Decimation 19 6 197 197 1 QS 8.2.2 Interpolation 8 3 Decimation and Interpolation filters 201?rv3 ZUJ> 8.3.1 Multi-stage rate conversion LVJ 8.3.2 Comb filters 8 3 3 Fractional rate conversion 207 8.4 AS Modulators for ADC 211 8.5 AI Modulators for DAC 212 8.6 Summary Problems 213 214 9. Applications 9.1 Introduction 214 9.2 AI Modulation in Digital Radio 9 2 1 Conversion bandwidth and resolution 217 919 9.2.2 Sampling rate 221 9.3 Frequency Synthesis 9.3.1 Principles of the PLL Operation 221 9.3.2 AI modulation in frequency synthesis 224 9.3.3 Analysisof the frequency divider 226 9.4 Clock Generators Using AI Modulation 229 9.5 AI Modulation in Analog-Input Digital Phase-Locked Loops for Frequency and Phase Demodulation 232 9.6 AI Modulation in Analog Oscillators 234 936 241 9.7 Summary Index