CSE 140 Exam #3 Tajana Simunic Rosing

Similar documents
CSE 140 Exam #3 Solution Tajana Simunic Rosing

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

Final Exam review: chapter 4 and 5. Supplement 3 and 4

EECS 270 Final Exam Spring 2012

1. Convert the decimal number to binary, octal, and hexadecimal.

EECS 270 Group Homework 4 Due Friday. June half credit if turned in by June

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Sequential Design Basics

Register Transfer Level (RTL) Design Cont.

CS 151 Final. Instructions: Student ID. (Last Name) (First Name) Signature

Switching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Course Administration

Quiz #4 Thursday, April 25, 2002, 5:30-6:45 PM

Read-only memory (ROM) Digital logic: ALUs Sequential logic circuits. Don't cares. Bus

ELCT 501: Digital System Design

ECE 301 Digital Electronics

Digital Fundamentals: A Systems Approach

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

RS flip-flop using NOR gate

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M


CSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Tajana Simunic Rosing. Source: Vahid, Katz

COMP2611: Computer Organization. Introduction to Digital Logic

SEMESTER ONE EXAMINATIONS 2002

ECE 263 Digital Systems, Fall 2015

Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008

Chapter 5 Sequential Circuits

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Asynchronous (Ripple) Counters

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

EECS 270 Midterm Exam Spring 2011

Registers and Counters

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science SOLUTIONS

CSE140: Components and Design Techniques for Digital Systems. More D-Flip-Flops. Tajana Simunic Rosing. Sources: TSR, Katz, Boriello & Vahid

CSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz

RS flip-flop using NOR gate

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

Memory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Lecture 11: Synchronous Sequential Logic

Lecture 8: Sequential Logic

Registers and Counters

DIGITAL ELECTRONICS MCQs

Difference with latch: output changes on (not after) falling clock edge

Microprocessor Design

Flip-Flops and Sequential Circuit Design

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

Chapter 5 Synchronous Sequential Logic

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Analysis of Clocked Sequential Circuits

# "$ $ # %!"$!# &!'$("!)!"! $ # *!"! $ '!!$ #!!)! $ "# ' "

WINTER 15 EXAMINATION Model Answer

Combinational vs Sequential

Computer Architecture and Organization

Outcomes. Spiral 1 / Unit 6. Flip-Flops FLIP FLOPS AND REGISTERS. Flip-flops and Registers. Outputs only change once per clock period

First Name Last Name November 10, 2009 CS-343 Exam 2

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Universidad Carlos III de Madrid Digital Electronics Exercises

ELCT201: DIGITAL LOGIC DESIGN

Question Bank. Unit 1. Digital Principles, Digital Logic

CS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger.

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Other Flip-Flops. Lecture 27 1

ELE2120 Digital Circuits and Systems. Tutorial Note 7

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

CS3350B Computer Architecture Winter 2015

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

Counter dan Register

Digital Circuits I and II Nov. 17, 1999

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics

LATCHES & FLIP-FLOP. Chapter 7

Spring 2017 EE 3613: Computer Organization Chapter 5: The Processor: Datapath & Control - 1

ASYNCHRONOUS COUNTER CIRCUITS

11. Sequential Elements

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

ESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS. Kenneth R. Laker, University of Pennsylvania, updated 25Mar15

Principles of Computer Architecture. Appendix A: Digital Logic

VU Mobile Powered by S NO Group

ELE2120 Digital Circuits and Systems. Tutorial Note 8

WINTER 14 EXAMINATION

CS61C : Machine Structures

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

COE328 Course Outline. Fall 2007

CprE 281: Digital Logic

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

Register Transfer Level in Verilog: Part II

Logic Design. Flip Flops, Registers and Counters

Lecture 7: Sequential Networks

CHAPTER 11 LATCHES AND FLIP-FLOPS

CprE 281: Digital Logic

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

cascading flip-flops for proper operation clock skew Hardware description languages and sequential logic

Transcription:

CSE 140 Exam #3 Tajana Simunic Rosing Winter 2010 Do not start the exam until you are told to. Turn off any cell phones or pagers. Write your name and PID at the top of every page. Do not separate the pages. This is a closed-book, closed-notes, no-calculator exam. You may only refer to one 81/2 x 11 page of handwritten notes. Do not look at anyone else s exam. Do not talk to anyone but an exam proctor during the exam. If you have a question, raise your hand and an exam proctor will come to you. You have 80 minutes to finish the exam. When the time is finished, you must stop writing. Write your answers in the space provided. To get the most partial credit, clearly and neatly show all steps of your work. 1. 10 points 2. 15 points 3. 15 points 4. 20 points 5. 20 points 6. 20 points Total (100 points)

Problem 1 (10 points, 2pts each). Please circle all the answers that apply. a) Which of the following are correct ways to convert a JK flip-flop to a T flip-flop? i. J = T, K = T ii. J = T, K = T iii. J = TQ, K = TQ iv. J = TQ, K = T Q b) Which of the following conditions are likely to incur timing errors on a path that starts at flip-flop A and terminates at flip-flop B? i. The path is very short, and the clock skew causes the clock edge of flip-flop A to come slightly later than flip-flop B ii. The path is very long, and the clock skew causes the clock edge of flip-flop A to come slightly earlier than flip-flop B iii. The path is very short, and the clock skew causes the clock edge of flip-flop A to come slightly earlier than flip-flop B iv. The path is very long, and the clock skew causes the clock edge of flip-flop A to come slightly later than flip-flop B c) How many transistors are needed in the minimum CMOS implementation of function A+B(C+D)? i. 6 ii. 8 iii. 10 iv. 12 True or false? A+A B is the dual of A(A +B) DRAM is larger than SRAM because of the need to implement large capacitors. R-type MIPS instructions are longer than J-type because R-type has more register operands is equivalent to

Problem 2 (15 points) a) A partial timing diagram of the following circuit is shown below. The clock cycle time is 8ns. Draw the waveform of D and Q assuming clock cycle time is 8ns and the following: Delay(AND) = Delay(OR) = 3ns, Delay(NOT) = 3ns, Delay(D FF) = 3ns, Setup(D FF) = 1ns, Hold(D FF) = 1ns b) Is there a problem with the operation of this circuit? If so, fix it without changing the clock cycle time or any of the logic gate/d-ff timing parameters. (Hint: you may change the combinational logic while keeping its functionality the same)

Problem 3(15 points) A 4-bit ring counter counts according to the sequence 1000 0100 0010 0001 1000 and repeats. A reset input places the counter into state 1000. Design this circuit using the following pre-designed components: A 2-to-4 decoder; A pre-designed, positive edge-triggered, 2-bit up-counter that counts as 00 01 10 11 00 and repeats. In addition to the clock trigger input, this counter has a reset input which can be used to reset it to 00. The counter has outputs q1, q0. A minimum number of AND/OR/NOT gates, if needed.

Problem 4 (20 points) A recognizer has a single input X and two outputs (Z1 and Z2). The output Z1 becomes 1 each time the input sequence 101 is observed. Otherwise Z1=0. The output Z2=1 each time input sequence 011 is observed, otherwise Z2=0. For example, for the input X= {10101101}, the outputs are: Z1={00101001}, and Z2={00000100}. a. (10 points) Draw the Mealy style state diagram of this machine. b. (10 points) Implement the FSM using a 4 bit shift register.

Problem 5 (20 points) Given the state diagram in figure below, implement the state machine using a minimum number of connections on the PLA given below. Make sure to define all relevant signals/connections. Note that this PLA uses T-flip flops! State encoding is given as: A=00, B=01, C=10, D=11. Show all your work.

Problem 6 (20 points) a) Create a high-level state machine that sequentially reads 32 8-bit numbers from memory and identifies the length of the longest sequence of identical values. Example: 0 1 4 7 3 9 9 2 5 5 5 8 8 1 length of the longest sequence of identical values = 3

b) Show details of the datapath, and label all signals. You can use memory, register, comparator, counter and adder/subtractor in your datapath design. Draw the block diagram of how controller connects to the datapath.

This page is intentionally left blank. Use as scratch paper or to provide additional answers.