ECE 4510/5530 Microcontroller Applications Week 3 Lab 3

Similar documents
V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

MT8814AP. ISO-CMOS 8 x 12 Analog Switch Array. Features. -40 to 85 C. Description. Applications

EECS145M 2000 Midterm #1 Page 1 Derenzo

1 Watt, MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.40 x 0.387

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

S6B CH SEGMENT DRIVER FOR DOT MATRIX LCD

MT8812 ISO-CMOS. 8 x 12 Analog Switch Array. Features. Description. Applications

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

A * Rockwell. R6500 Microcomputer System DATA SHEET CRT CONTROLLER (CRTC) r- r- 31 O PART NUMBER R FEATURES DESCRIPTION O 30-4 O O

VFD Driver/Controller IC

FEATURES DESCRIPTION APPLICATION BLOCK DIAGRAM. PT6311 VFD Driver/Controller IC

DP8212 DP8212M 8-Bit Input Output Port

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Do the following: a. (12 points) Draw a block diagram of your circuit design, showing and labeling all essential components and connections.

64CH SEGMENT DRIVER FOR DOT MATRIX LCD

VFD Driver/Controller IC

IT T35 Digital system desigm y - ii /s - iii

Point System (for instructor and TA use only)

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

AN-822 APPLICATION NOTE

L9822E OCTAL SERIAL SOLENOID DRIVER

MT8806 ISO-CMOS 8x4AnalogSwitchArray

TV Synchronism Generation with PIC Microcontroller

Experiment 7 Fall 2012

FEATURES APPLICATIONS BLOCK DIAGRAM. PT6311 VFD Driver/Controller IC

DM Segment Decoder Driver Latch with Constant Current Source Outputs

Sequential logic. Circuits with feedback. How to control feedback? Sequential circuits. Timing methodologies. Basic registers

Sitronix ST CH Segment Driver for Dot Matrix LCD. !"Dot matrix LCD driver with two 40 channel

MT x 12 Analog Switch Array

Fox-Bus (FxB) Protocol Timing (Version 4) 9/1/2011

ELE2120 Digital Circuits and Systems. Tutorial Note 8

IMS B007 A transputer based graphics board

NT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Unit 3: Parallel I/O and Handshaking for LCD Control

Obsolete Product(s) - Obsolete Product(s)

Counter/timer 2 of the 83C552 microcontroller

NS8050U MICROWIRE PLUSTM Interface

TV Character Generator

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

HCF4054B 4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

PEEL 18CV8-5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device

Dynamic Animation Cube Group 1 Joseph Clark Michael Alberts Isaiah Walker Arnold Li

Review of digital electronics. Storage units Sequential circuits Counters Shifters

Special circuit for LED drive control TM1638

Administrative issues. Sequential logic

MC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)

cascading flip-flops for proper operation clock skew Hardware description languages and sequential logic

4-BIT PARALLEL-TO-SERIAL CONVERTER

16 Stage Bi-Directional LED Sequencer

SmartSwitch TM. Wide View LCD 36 x 24 Pushbutton DISTINCTIVE CHARACTERISTICS PART NUMBER & DESCRIPTION

4.3 8 bit TFT Digital Driver Board Specification

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Hello, and welcome to this presentation of the STM32 system window watchdog. It will cover the main features of this peripheral used to detect

Chapter 11 Sections 1 3 Dr. Iyad Jafar

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

EECS 270 Group Homework 4 Due Friday. June half credit if turned in by June

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

M66004SP/FP M66004SP/FP MITSUBISHI DIGITAL ASSP ASSP 16-DIGIT 5X7-SEGMENT VFD CONTROLLER 16-DIGIT 5 7-SEGMENT VFD CONTROLLER

bit TFT Digital Driver Board Specification

BUSES IN COMPUTER ARCHITECTURE

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

LED Array Tutorial. This guide explains how to set up and operate the LED arrays that can be used for your. Internal Structure of LED Array

ZR x1032 Digital Image Sensor

DOT MATRIX PRINTER MECHANICAL CONTROL LSI FOR DP910 SERIES MODEL CBM-909PC SERIES

DS2176 T1 Receive Buffer

FLIP-FLOPS AND RELATED DEVICES

深圳市天微电子有限公司 LED DRIVER

EKT 121/4 ELEKTRONIK DIGIT 1

DATASHEET HA457. Features. Applications. Ordering Information. Pinouts. 95MHz, Low Power, AV = 2, 8 x 8 Video Crosspoint Switch

Sequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,

Scans and encodes up to a 64-key keyboard. DB 1 DB 2 DB 3 DB 4 DB 5 DB 6 DB 7 V SS. display information.

ECE 372 Microcontroller Design

MACH130-15/20. Lattice/Vantis. High-Density EE CMOS Programmable Logic

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

Experiment 8 Fall 2012

Analog Input & Output

Logic Design II (17.342) Spring Lecture Outline

Design Low-Power and Area-Efficient Shift Register using SSASPL Pulsed Latch

ams AG austriamicrosystems AG is now The technical content of this austriamicrosystems datasheet is still valid. Contact information:

Specification for HTPA32x31L10/0.8HiM(SPI) Rev.4: Fg

74F273 Octal D-Type Flip-Flop

RX40_V1_0 Measurement Report F.Faccio

15 Series - Dimmer

Part Number Terminals LCD Mode LED Color. * Simultaneous RGB illumination achieves infinite colors. Forward Current I F 20mA Power Dissipation P d mw

2-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

Microcontrollers and Interfacing week 7 exercises

GFT Channel Slave Generator

NT Output LCD Segment/Common Driver. Features. General Description. Pin Configuration 1 V1.0 NT7702

successive approximation register (SAR) Q digital estimate

AS1100 Serially Interfaced, 8-Digit LED Driver. +5V k 18 ISET VDD DIFG0-DIG3 AS DIN LOAD CLK GND SEG A-G SEP DP GND

Power Supply and Watchdog Timer Monitoring Circuit ADM9690

Introduction. Serial In - Serial Out Shift Registers (SISO)

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

Serial Peripheral Interface

BASCOM-TV. TV Code Features: ICs supported: BASCOM versions:

Transcription:

Microcontroller Applications Week 3 Lab 3 Dr. Bradley J. Bazuin Associate Professor Department of Electrical and Computer Engineering College of Engineering and Applied Sciences

Lab 3 Elements Hardware Development Clock-recovery-generator (CRG) (Chap. 6.6, 6.7) 5 x 7 Matrix Display (Chap. 7.9) Enhanced Capture Timer (ECT) (Chap. 8) Software Development Environment Interrupts (Chap. 6.2, 6.5) CRG_sw 2510 2

5X7 MATRIX DISPLAYS 3

Driving an LED Array Lighting One LED Source current to a row Selectively sink current from a column 20 ma, 2.1-2.6V 80 ma, 3.0-3.7V Matrix Driving Separately source all rows where LEDs are to turn on in Column 1 AND sink current from only column 1. Do the next column and repeat. Lite-On Technology Corp. LTP-757G 4

Sourcing Current to rows MIC5891YN IC DRVR LATCH 8BIT SER IN 16DIP - source Max Vce-sat 1.8 V @ 100 ma 2.0 V @ 350 ma 5

MIC5891YN Diagram Serial shifting of bits into the device 8-bit length, only 7 bits needed for matrix. 6

Operating the MIC5891YN A. Minimum data active time before clock pulse (data set-up time) 75ns B. Minimum data active time after clock pulse (data hold time) 75ns C. Minimum data pulse width.150ns D. Minimum clock pulse width 150ns E. Minimum time between clock activation and strobe 300ns F. Minimum strobe pulse width 100ns G. Typical time between strobe activation and output transition 1.0μs 7

Bit Banging MIC row data Using software and individual bit-level ports to create a more complex signaling stream (PTP.0 data, PTP.1 clock) row_load(rows_excited[jj]); void row_load(char temp){ int ii; for (ii=0;ii<8;ii++) { bit_value = temp & 0x01; if(bit_value == 0x01) PTP = 0x01; else PTP &= ~(0x01); asm( nop ); asm( nop ); PTP = 0x02; asm( nop ); asm( nop ); asm( nop ); asm( nop ); PTP &= ~(0x02); temp = temp>>1;}} \\ Determine value \\ Data output \\ setup > 75ns \\ clock high \\ pulse > 150 ns \\ clock low 8

Sinking Current ULN2803APG(O,N,HZN) IC DRIVER DARL 8CH 50V.5A 18DIP - sink Typ. Vce-sat 1.0 V @ 160 ma 0.75V @ 50 ma 9

Voltage and current check Source Max Vce-sat 1.8 V @ 100 ma 2.0 V @ 350 ma LED 20 ma, 2.1-2.6V 80 ma, 3.0-3.7V Sink Typ. Vce-sat 1.0 V @ 160 ma 0.75V @ 50 ma Guessing for 80 ma 1.6V 3.0V 0.8V Total: 5.4V using a 5V supply! Likely to be < 80mA. 10

5x7 Matrix with Source and Sink ICs MIC5891 Source LTP-757G or similar Display ULN2803A Sink [note shown 74HCT595 shift reg.] (Future Sink: TPIC6C596N) 4510 11

Driving Column Data For 3-5x7 matrix displays there are 7 rows and 15 columns Define a base period and divide by 16 15 for display, 1 for recovery Each column driven on one clock cycle. serially. 12

Logic for Selecting Columns 74HCT595: 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state 13

Functional Table fmax clock high set-up hold prop 20 MHz max 24 ns min 24 ns min 3 ns min 63 ns max 14

Logical Operation 15

What do we need? We want a walking column select. load a one followed by all zeros. Every clock moves the one through the shift register After 16 clocks the one is gone 16

Bit Banging column shift register Using two cascaded 74HCT595 int jj; PTP = 0x10; \\ Set the one into the shift register PTP = 0x20; \\ shift register clock rise PTP & = ~(0x30); \\ shift register clock fall for (jj=0;jj<15;jj++) { row_load(rows_excited[jj+offset]); \\ load the row values PTP = 0x20; \\ shift register clock rise PTP &=~(0x80); \\ Output enable row and column PTP & = ~(0x20); \\ shift register clock fall delay(how long is the LED on) \\ one row of LEDs is on PTP = 0x80; \\ Output disable row and column } \\ next row/column 17

Light Patterns Storage for each pattern A: 0x1F, 0x24, 0x44, 0x24, 0x1F B: 0x7F, 0x49, 0x49, 0x49, 0x36 18

Display Array Construct a memory space 5 bytes per display character, 9 characters 3 blanks, 3 to display, and 3 blanks use an offset into the array to select the first column (jj+offset) The offset allows you to shift the text right or left When you know the number or character to display, load the 5-chars for it s display into consecutive memory locations of the memory space. by sequentially displaying the 5 columns, the number/letter should appear. 19

Rethinking the code What was described does not allow anything else to happen so Construct code to send the column and turn one column of LEDs on this is where the delay would com in Construct code to turn off the LEDs (using the output enables) Use a timer flag to turn off LED and then turns on the next column if(matrix_flag){ } disable_matrix_leds(); enable_next_matrix_column(offset+jj); jj++; if(jj==15){ jj=0; PTP = 0x10; \\ Set the one into the shift register PTP = 0x20; \\ shift register clock rise PTP & = ~(0x30); \\ shift register clock fall 20