CP316 Screencast mini-project

Similar documents
EE 357 Lab 4 Stopwatch

Connecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic

Lecture-47 INTEL 8085A INTERRUPT STRUCTURE

CSC258: Computer Organization. Combinational Logic

Lecture #4: Clocking in Synchronous Circuits

Experiment 3: Basic Embedded System Analysis and Design

Lab2: Cache Memories. Dimitar Nikolov

Contents Slide Set 6. Introduction to Chapter 7 of the textbook. Outline of Slide Set 6. An outline of the first part of Chapter 7

Digital (5hz to 500 Khz) Frequency-Meter

HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Technology Control Technology

IJMIE Volume 2, Issue 3 ISSN:

Lab 2, Analysis and Design of PID

CARLETON UNIVERSITY. Facts without theory is trivia. Theory without facts is bull 2607-LRB

Sequential Circuit Design: Principle

Sequential Design Basics

A Primer: ARM Trace. Including: ETM, ETB and Serial Wire Viewer, JTAG and SWD V 2.1

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Design and Implementation of Timer, GPIO, and 7-segment Peripherals

Digital Delivery of IEEE Spectrum & The Institute for IEEE Student and Graduate Student Members

T 2 : WR = 0, AD 7 -AD 0 (μp Internal Reg.) T 3 : WR = 1,, M(AB) AD 7 -AD 0 or BDB

Synchronous Sequential Logic

Data Conversion and Lab (17.368) Fall Lecture Outline

Microcontrollers. Outline. Class 4: Timer/Counters. March 28, Timer/Counter Introduction. Timers as a Timebase.

EKT 222 MICROPRESSOR SYSTEM. LAB 4 Extra : INTERFACING WITH OTHER I/O DEVICES

Programmable Logic Design I

Individual Project Report

Mosaic 1.1 Progress Report April, 2010

RELIABILITY REASON FOR A COMMERCIAL INADVERTENT-INTERCHANGE SETTLEMENT STANDARD.

Experiment 7 Fall 2012

Marks and Grades Project

Lecture 8: Sequential Logic

EE 367 Lab Part 1: Sequential Logic

Feedback Sequential Circuits

Flip-Flops and Sequential Circuit Design

Administrative issues. Sequential logic

Programmable Logic Design Techniques II

EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15

COMP sequential logic 1 Jan. 25, 2016

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

Houston METRO Rail Expansion Program

CMSC 313 Preview Slides

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000

Inside Digital Design Accompany Lab Manual

Project Design. Eric Chang Mike Ilardi Jess Kaneshiro Jonathan Steiner

Laboratory Sequential Circuits

Embest Emlink for ARM Cortex-M3. User Manual

Chapter 11 Sections 1 3 Dr. Iyad Jafar

Read-only memory (ROM) Digital logic: ALUs Sequential logic circuits. Don't cares. Bus

Jin-Fu Li Advanced Reliable Systems (ARES) Laboratory. National Central University

Lab Assignment 5 I. THE 4-BIT CPU AND CONTROL

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

Laboratory Sequence Circuits

COE328 Course Outline. Fall 2007

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab

TV Synchronism Generation with PIC Microcontroller

F24X DSK Setup and Tutorial

admissions. 477 films. 2,462 international film professionals unique visitors IFFR.com Facebook likes.

R3B Si TRACKER CABLE TEST REPORT

- 1 - Contact info: Name: Petrit Vuthi Room: Office hours: Thuesday: 10:00 12:30 Wendsday: 10:00 12:30

Ryerson University Department of Electrical and Computer Engineering COE/BME 328 Digital Systems

Laboratory Exercise 7

California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7

Raspberry Pi debugging with JTAG

Experiment 8 Fall 2012

Lecture 10: Programmable Logic

CSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz

Slide Set 6. for ENCM 369 Winter 2018 Section 01. Steve Norman, PhD, PEng

Laboratory Exercise 4

CPS311 Lecture: Sequential Circuits

ECE 270 Lab Verification / Evaluation Form. Experiment 9

TS-590S Issues and Suggestions

Lab #10: Building Output Ports with the 6811

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Laboratory Exercise 7

Solutions to Embedded System Design Challenges Part II

IEFIS G3 Inputs, outputs and Alarms

SWITCH: Microcontroller Touch-switch Design & Test (Part 2)

Advanced Digital Logic Design EECS 303

55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.

evirtuoso-online Lessons

Laboratory 4. Figure 1: Serdes Transceiver

First to have USB connection PentaFOB Programmer

Using the XSV Board Xchecker Interface

Digital Circuits I and II Nov. 17, 1999

Training Note TR-06RD. Schedules. Schedule types

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

ScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company

This is part 4 of our ShanghaiTech Lecture on Asynchronous Computing.

FPGA Development for Radar, Radio-Astronomy and Communications

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Experiment # 4 Counters and Logic Analyzer

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

PC-based Personal DSP Training Station

Recent developments in cyclotrons for proton therapy at IBA

CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8

Transcription:

CP316 Screencast mini-project Wilfrid Laurier University January 23, 2013

Some MPLABX features are easier to show than to explain

Some MPLABX features are easier to show than to explain screencast, about 5 minutes maximum

Some MPLABX features are easier to show than to explain screencast, about 5 minutes maximum Make up an example different from the one used in lab.

Some MPLABX features are easier to show than to explain screencast, about 5 minutes maximum Make up an example different from the one used in lab. Show any useful tips

Some MPLABX features are easier to show than to explain screencast, about 5 minutes maximum Make up an example different from the one used in lab. Show any useful tips

Topics

Topics Watch windows

Topics Watch windows Stopwatch

Topics Watch windows Stopwatch Stimulus

Watch window

Watch window Setup

Watch window Setup Simulator, debugger, or programmer?

Watch window Setup Simulator, debugger, or programmer? SFRs and GPRs

Watch window Setup Simulator, debugger, or programmer? SFRs and GPRs Variable mouseover; does it require watch?

Watch window Setup Simulator, debugger, or programmer? SFRs and GPRs Variable mouseover; does it require watch? Breakpoints, single step

Watch window Setup Simulator, debugger, or programmer? SFRs and GPRs Variable mouseover; does it require watch? Breakpoints, single step

Stopwatch

Stopwatch Setup

Stopwatch Setup Simulator, debugger, or programmer?

Stopwatch Setup Simulator, debugger, or programmer? Processor frequency

Stopwatch Setup Simulator, debugger, or programmer? Processor frequency Resetting time

Stopwatch Setup Simulator, debugger, or programmer? Processor frequency Resetting time Normal instructions, conditional branches, loops, 2 word instructions

Stopwatch Setup Simulator, debugger, or programmer? Processor frequency Resetting time Normal instructions, conditional branches, loops, 2 word instructions Breakpoints, single step

Stimulus

Stimulus Allows simulation of events ; i.e transitions on external pins

Stimulus Allows simulation of events ; i.e transitions on external pins Setup

Stimulus Allows simulation of events ; i.e transitions on external pins Setup Simulator, debugger, or programmer?

Stimulus Allows simulation of events ; i.e transitions on external pins Setup Simulator, debugger, or programmer? Interrupts?

Stimulus Allows simulation of events ; i.e transitions on external pins Setup Simulator, debugger, or programmer? Interrupts? Capture, counter?

Stimulus Allows simulation of events ; i.e transitions on external pins Setup Simulator, debugger, or programmer? Interrupts? Capture, counter?

Schedule

Schedule Jan. 31

Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight

Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14

Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14 Feb. 28

Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14 Feb. 28 Mar. 7

Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14 Feb. 28 Mar. 7 Mar. 14 - due

Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14 Feb. 28 Mar. 7 Mar. 14 - due Mar. 21

Schedule Jan. 31 Feb. 7 - proposal for code and points to highlight Feb. 14 Feb. 28 Mar. 7 Mar. 14 - due Mar. 21 Mar. 28

2024 © artsdocbox.com Privacy Policy | Terms of Service | Feedback