R3B Si TRACKER CABLE TEST REPORT

Similar documents
BER MEASUREMENT IN THE NOISY CHANNEL

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel

BASE-LINE WANDER & LINE CODING

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

RX40_V1_0 Measurement Report F.Faccio

Exercise 2: D-Type Flip-Flop

PHYS 3322 Modern Laboratory Methods I Digital Devices

CONVOLUTIONAL CODING

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

Counters

The Measurement Tools and What They Do

8. Stratix GX Built-In Self Test (BIST)

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

Netzer AqBiSS Electric Encoders

Counter dan Register

CPE 400L Computer Communication Laboratory. Laboratory Exercise #9 Baseband Digital Communication

CMS Conference Report

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

AN-822 APPLICATION NOTE

Asynchronous (Ripple) Counters

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

Agilent Parallel Bit Error Ratio Tester. System Setup Examples

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

10GBASE-R Test Patterns

Experiment 4: Eye Patterns

Working with a Tektronix TDS 3012B Oscilloscope EE 310: ELECTRONIC CIRCUIT DESIGN I

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

EEE ALERT signal for 100GBASE-KP4

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

LFSR Counter Implementation in CMOS VLSI

Arbitrary Waveform Generator

Chapter 2. Digital Circuits

Design and Implementation of Timer, GPIO, and 7-segment Peripherals

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

Using Manchester and NRZ Configurable Protocol Decoders

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

MC9211 Computer Organization

IT T35 Digital system desigm y - ii /s - iii

GREAT 32 channel peak sensing ADC module: User Manual

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

Dual Link DVI Receiver Implementation

The Challenges of Measuring PAM4 Signals

Experiment 9 Analog/Digital Conversion

Principles of Computer Architecture. Appendix A: Digital Logic

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003

Synthesized Clock Generator

The Discussion of this exercise covers the following points:

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

Laboratory 4. Figure 1: Serdes Transceiver

UNIT IV. Sequential circuit

Keysight Technologies Decoding Automotive Key Fob Communication based on Manchester-encoded ASK Modulation

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

R.G.O. 32 BIT CAMAC COUNTER MODULE USER MANUAL

EXPERIMENT #6 DIGITAL BASICS

CS311: Data Communication. Transmission of Digital Signal - I

IV 251. Signal Converter SSI => Analogue and SSI => Serial. Operating Instructions. control motion interface

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

PCIe BASED TWO CHANNEL DATA ACQUISITION CARD

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

Agilent Error Performance Analyzer Quick Reference ( ) This booklet is intended as a handy reminder of the fundamentals of BER

Advanced Test Equipment Rentals ATEC (2832)

Experiment # 4 Counters and Logic Analyzer

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab

Lab #10: Building Output Ports with the 6811

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

Universal Asynchronous Receiver- Transmitter (UART)

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

Quick Reference Manual

Tektronix Inc. DisplayPort Standard

C-PHY Essentials Transmitter Test Solution TekExpress C-PHY Essentials Tx

Scanned by CamScanner

Chapter 5 Flip-Flops and Related Devices

Description of the Synchronization and Link Board

Eye Doctor II Advanced Signal Integrity Tools

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Exercise 4. Data Scrambling and Descrambling EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. The purpose of data scrambling and descrambling

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs

Eng. Mohammed Samara. Fall The Islamic University of Gaza. Faculty of Engineering. Computer Engineering Department

40 Gb/s PatternPro Programmable Pattern Generator PPG4001 Datasheet

SM02. High Definition Video Encoder and Pattern Generator. User Manual

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS

Manchester and NRZ Configurable Protocol Decode

MC-ACT-DVBMOD April 23, Digital Video Broadcast Modulator Datasheet v1.2. Product Summary

Analog to Digital Conversion

ASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p.

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files

SV1C Personalized SerDes Tester

Installation and Operation Manual Rack-Mount Receiver Analyzer

DSA-1. The Prism Sound DSA-1 is a hand-held AES/EBU Signal Analyzer and Generator.

DIGITAL TRANSMISSION MEASURING INSTRUMENTS

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

IV 251. Signal Converter SSI Analogue and SSI Serial. Operating Instructions. control motion interface

Laboratory Sequential Circuits

CHAPTER 6 DESIGN OF HIGH SPEED COUNTER USING PIPELINING

Serial Decode I2C TEN MINUTE TUTORIAL. December 21, 2011

German Jordanian University. Department of Communication Engineering. Digital Communication Systems Lab. CME 313-Lab. Experiment 3.

Transcription:

R3B Si TRACKER CABLE TEST REPORT Author: Mos Kogimtzis Date: 22/05/2012 Department: NPG, Technology Project: R3B Si Tracker Detector Customer: Internal

1. Scope The aim of the test described below is to test a low-cost (< 100) very high density (34 LVDS pairs) 10 meter cable, in order to establish, whether the cable can reliably send and receive signals over a 10 meter distance. 2. Equipment used Lecroy wavepro 950 1GH oscilloscope AP033 active differential probes 500MHz TTi QL 355 PSU 2x Spartan 3an custom made boards 1x Honda VHDCI 2 meter cable 1x Honda VHDCI 10 meter cable (HH-68R010MB-019) 3. Set-up Figure 1 cable test setup Board 1 (Figure 1) generates 10 23-bit pseudo-random binary sequences (PRBS) that are maximum length and sends them down to board 2 along with a clock (100MHz). The falling edge of the clock is aligned with the bit edge (rising aligned with the middle of the bit). Board 2 receives the 10 PRBS signal on the rising edge of the clock and forwards them back to board 1 along with the clock, the falling edge of which is again aligned with the bit edge. 1

Board 1 receives the data on the rising edge and waits for a predefined pattern to arrive in order to sync with the PRBS generator. Once pattern is found, it checks every bit against locally generated PRBS sequence. If an error is found, then an error counter is incremented for that channel. Every time the sync pattern is found, a sync counter is incremented. The error counter and the sync counter are read by the processor every couple of seconds and send to a RS232 terminal. 4. PRBS seed values Chipscope was inserted on board 2 to make sure that the 10 PRBS signals output different data at any one time. This is to make sure that any cross talk issues between the twisted pairs can be identified. Below are the 10 PRBS signals (Figure 2) as received by board 2: Figure 2 PRBS sequences 2

And the PRBS seed values (Figure 3): Figure 3 PRBS seed values 3

5. Eye diagrams Eye diagrams are taken with the clock fed to the external input of the oscilloscope, which is used to trigger the data. The persist function is then enabled to produce the eye diagram. 3 eye diagrams are taken: The first is with no cable (Figure 4), probing at the output data and clock pins of board 1, the second is with a Honda 2 meter cable probing at the input data and clock pins of board 2 (Figure 5) and the third is with a Honda 10 meter cable probing again at the input data and clock pins of board 2 (Figure 6). Figure 4 no cable 4

Figure 5 2m cable 5

Figure 6 10m cable The LVDS receiver threshold is 100mV. So even in the worst case of the 10-m cable, if the sampling takes places in the middle of the bit time, where the differential amplitude is 200mV (Figure 6), then this should result in a reliable reception. 6

6. Bit Error test The set up was left to run for more than 3.5 days (32 x 10 12 bits), in the normal lab environment of T9 (no external noise was introduced to the set up) and no errors were reported. A copy of the terminal report is shown below: channel 0 :sync_cnt_reg = 3915940, error_cnt_reg = 0 channel 1 :sync_cnt_reg = 3915941, error_cnt_reg = 0 channel 2 :sync_cnt_reg = 3915942, error_cnt_reg = 0 channel 3 :sync_cnt_reg = 3915942, error_cnt_reg = 0 channel 4 :sync_cnt_reg = 3915943, error_cnt_reg = 0 channel 5 :sync_cnt_reg = 3915944, error_cnt_reg = 0 channel 6 :sync_cnt_reg = 3915944, error_cnt_reg = 0 channel 7 :sync_cnt_reg = 3915945, error_cnt_reg = 0 channel 8 :sync_cnt_reg = 3915946, error_cnt_reg = 0 channel 9 :sync_cnt_reg = 3915946, error_cnt_reg = 0 7

7. Future work Use a different pattern with long strings of 0s and 1 clk cycle of 1 (and vice versa) to check the 10 meter cables response. This test could be useful as signals as reset, valid and or trigger could be idle for a long time. Manchester encode the PRBS data and then decoded it at board 2 and send back the decoded PRBS signal to boards 1 for checking. Take also eye diagram of the Manchester encoded data as it arrives at board 2. Repeat bit error tests for other 3 cables. 8. Conclusions We can conclude from the eye-diagrams and the bit error tests that the 10-m cable is suitable to be used for the R3B Si tracker readout. This is also backed up by the fact that the data in the system will be Manchester encoded (wider eye diagram, whereas the test were performed with Non-Return- Zero (NRZ) data (Appendix A). In addition to this, we still have the option to enable the pre-emphasis function of the LVDS transmitters, which was disabled during the tests. 8

Appendix A The eye diagrams below are to be repeated as only one PRBS signal is generated and eye diagram is triggered on the data itself. They are included here just to show the difference Manchester encoded data (Figure 8) has on the eye diagram vs NRZ (Figure 7). Figure 7 10m cable NRZ 9

Figure 8 10m cable Manchester encoded 10