High Speed Digital Design Seminar

Similar documents
Optimizing BNC PCB Footprint Designs for Digital Video Equipment

FDTD_SPICE Analysis of EMI and SSO of LSI ICs Using a Full Chip Macro Model

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

EVALUATION KIT AVAILABLE Multirate SMPTE SD/HD Cable Driver with Selectable Slew Rate TOP VIEW +3.3V. 10nF IN+ IN- MAX3812 SD/HD GND RSET +3.

GS1524 HD-LINX II Multi-Rate SDI Adaptive Cable Equalizer

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

Application Note. 3G SDI Evaluation Board. Revision Date: July 2, 2009

EVALUATION KIT AVAILABLE 12.5Gbps Settable Receive Equalizer +2.5V +3.3V V CC1 V CC. 30in OF FR-4 STRIPLINE OR MICROSTRIP TRANSMISSION LINE SDI+ SDI-

Performance Modeling and Noise Reduction in VLSI Packaging

GS2978 HD-LINX III Multi-Rate Dual Slew-Rate Cable Driver

IC Mask Design. Christopher Saint Judy Saint

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

EMI/EMC diagnostic and debugging

Cascadable 4-Bit Comparator

GS1574A HD-LINX II Adaptive Cable Equalizer

Static Timing Analysis for Nanometer Designs

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines

Designing High Performance Interposers with 3-port and 6-port S-parameters

NOW all HD Panacea Routers offer 3 Gb/s (1080p) performance!

CHAPTER 3 SEPARATION OF CONDUCTED EMI

Lecture 17 Microwave Tubes: Part I

Experiment # 4 Counters and Logic Analyzer

AltiumLive 2017: Effective Methods for Advanced Routing

Performing Signal Integrity Analyses

Synthesized Clock Generator

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

Timing EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.

Features. Parameter Min. Typ. Max. Min. Typ. Max. Units

MAX11503 BUFFER. Σ +6dB BUFFER GND *REMOVE AND SHORT FOR DC-COUPLED OPERATION

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

How IBIS Models Relate to SI, PI, and EMI-EMC. Roy Leventhal DesignCon 2009 IBIS Summit Meeting Santa Clara, CA February 5, 2009

Graphics Video Sync Adder/Extractor

ECEN620: Network Theory Broadband Circuit Design Fall 2014

Transmission Distance and Jitter Guide

Belden IBDN System 10GX Enabling Technologies

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

GS1574 HD-LINX II Adaptive Cable Equalizer

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

How advances in digitizer technologies improve measurement accuracy

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Agilent Validating Transceiver FPGAs Using Advanced Calibration Techniques. White Paper

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science

GaAs MMIC Double Balanced Mixer

Belden IBDN System 10GX The next level of cabling performance

Product Specification PE613010

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Generation of Novel Waveforms Using PSPL Pulse Generators

Low-Cost, 900MHz, Low-Noise Amplifier and Downconverter Mixer

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

LMH0002 SMPTE 292M / 259M Serial Digital Cable Driver

EECS150 - Digital Design Lecture 2 - CMOS

Synchronizing Multiple ADC08xxxx Giga-Sample ADCs

BGA2022, RX mixer 880, 1950 and 2450 MHz

National Park Service Photo. Utah 400 Series 1. Digital Routing Switcher.

ENGINEERING COMMITTEE Interface Practices Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE

Truck router (3Gbps/HD/SD/ASI)

GaAs MMIC Double Balanced Mixer

SUNSTAR 微波光电 TEL: FAX: v HMC750LP4 / 750LP4E 12.5 Gbps LIMITING AMPLIFIER

Features. = +25 C, Vdd = +7V, Idd = 820 ma [1]

System-Level Timing Closure Using IBIS Models

EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

GaAs DOUBLE-BALANCED MIXER

Features. PFD Output Voltage 2000 mv, Pk - Pk. PFD Gain Gain = Vpp / 2π Rad khz 100 MHz Square Wave Ref.

GaAs DOUBLE-BALANCED MIXER

GaAs DOUBLE-BALANCED MIXER

GaAs MMIC Triple Balanced Mixer

REV CHANGE DESCRIPTION NAME DATE. A Release

A MISSILE INSTRUMENTATION ENCODER

Layout Analysis Analog Block

Logic Devices for Interfacing, The 8085 MPU Lecture 4

TKK S ASIC-PIIRIEN SUUNNITTELU

Dual channel HD/SD integrity checking probe with clean switch over function and wings or split screen creation capabilities

16 Stage Bi-Directional LED Sequencer

EECS150 - Digital Design Lecture 17 - Circuit Timing. Performance, Cost, Power

2.6 Reset Design Strategy

10 GHz to 26 GHz, GaAs, MMIC, Double Balanced Mixer HMC260ALC3B

APPLICATION NOTE. Figure 1. Typical Wire-OR Configuration. 1 Publication Order Number: AN1650/D

GaAs MMIC Double Balanced Mixer

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

GaAs DOUBLE-BALANCED MIXER

This presentation was provided by Brian Eplett to the Cadence CDN Live User Conference on September 2, 2015 in Boston, USA. See:

HMC613LC4B POWER DETECTORS - SMT. SUCCESSIVE DETECTION LOG VIDEO AMPLIFIER (SDLVA), GHz

Design and Simulation of High Power RF Modulated Triode Electron Gun. A. Poursaleh

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

IMPACT ORTHOGONAL ROUTING GUIDE

Nutube.US. 6P1 Evaluation Board. User Manual

Multi-Key v2.4 Multi-Function Amplifier Keying Interface

Low-Noise Downconverters through Mixer-LNA Integration

RF (Wireless) Fundamentals 1- Day Seminar

RF Characterization Report

HMC581LP6 / 581LP6E MIXERS - SMT. HIGH IP3 RFIC DUAL DOWNCONVERTER, MHz. Typical Applications. Features. Functional Diagram

Meeting Embedded Design Challenges with Mixed Signal Oscilloscopes

GaAs, MMIC Fundamental Mixer, 2.5 GHz to 7.0 GHz HMC557A

Performing Signal Integrity Analyses. Signal Integrity Overview. Modified by Phil Loughhead on 16-Nov-2015

Transcription:

High Speed Digital Design Seminar Introduction to Black Magic, with Dr. Howard Johnson About this course Printable Index 1. Vocabulary of Signal Integrity High Speed Digital Design: Opening Lecture. HSDD Seminar (2015): 1.1 1.5. [EE BASICS, MANAGEMENT] Definition of Signal Integrity. Relation to EMI. Purpose of Studying Signal Integrity. Overview of Program. (pp. 1 5) (9 min.) Movie SD (9 min.) Movie HD Vocabulary. HSDD Seminar (2015): 1.11 1.27. [CAPACITANCE, EE BASICS, INDUCTANCE] Your Schematic shows only the intended flow of signal power. Currents Form Loops. Every Loop of Current Has Inductance. Behavior of Inductance. Impedance Magnitude of Inductor. Effect of Inductor. Importance of Returning Current Path. Proximate Conductors Share Capacitance. How Capacitors Behave. Impedance Magnitude of Capacitor. Effect of Capacitor. Approximate Values of Capacitance. Practical Circuits are Littered with Parasitic Elements. (pp. 11 27) (38 min.) Movie SD (38 min.) Movie HD Frequency Content of Digital Signals. HSDD Seminar (2015): 1.28 1.41. [BANDWIDTH, EE BASICS, RINGING, RISE TIME] Data Band. Baud Interval Band (Rectangle = Step). Rising/Falling Edge Band. Frequencies That Matter for Digital Design. Meaning of (pp. 28 41) (25 min.) Movie SD file:///c:/clients/hsmovies/hsmovies web/www/pubs/hsddsem.html 1/11

"Frequency Response". Effect of Parasitics. Conceptual Frequency Response of Every PCB Trace. Relation of Knee Frequency to Circuit Performance. Effect of Shrinking Rise/Fall Time. International Technology Roadmap for Semiconductors (ITRS). (25 min.) Movie HD Effects of Delay. HSDD Seminar (2015): 1.42 1.59. [DELAY, LAYER STACK] Propagation Delay in Various Media. Example of Mixed Dielectric. Dielectric Properties of PCB Traces. Outer Layer PCB Traces Are Faster. Distributed vs. Lumped Systems. Physical Length of Rising Edge. Pi Model of Transmission Line. Uses for The Pi Model. (pp. 42 59) (52 min.) Movie SD (52 min.) Movie HD Lumped Element Crosstalk. HSDD Seminar (2015): 1.60 1.81. [CAPACITANCE, CROSSTALK, INDUCTANCE] Step Response Theory. How Resistive Loading Changes Circuit Delay. Mutual Capacitance and Mutual Inductance. Measurement of Mutual Coupling. Comparison of Inductive and Capacitive Crosstalk. A Faraday Cage Fixes Capacitive Coupling. Mutual Inductance is a Current Flow Problem. Improving the Return Path Fixes Inductive Crosstalk. Why Many Engineers Think First About Capacitance. (pp. 60 81) (38 min.) Movie SD (38 min.) Movie HD Path of RF Current. HSDD Seminar (2015): 1.82. [INDUCTANCE, RETURNING SIGNAL CURRENT, SILAB HSDD] Experiments at 1 and 10 MHz demonstrate the effect of circuit layout on the flow of current. (page 82) (11 min.) Movie SD (11 min.) Movie HD Skin and Dielectric Loss Chart. HSDD Seminar (2015): 1.84 1.85. [DIELECTRIC LOSS, SKIN EFFECT] Fibre Channel example at 1.06 Gb/s over 18 in. of FR 4 PCB trace. (pp. 84 85) 2. Properties of Gates Properties of Gates. HSDD Seminar (2015): 2.1 2.10. [GROUND BOUNCE] Voltage Margin Budget. SSO Noise (Ground Bounce). SSO Test Setup. Theory of Operation. How SSO Noise Affects Inputs. (pp. 1 10) (23 min.) Movie SD (23 min.) Movie HD Factors That Reduce Ground Bounce. HSDD Seminar (2015): 2.8 2.17. [DIFFERENTIAL SIGNALING, GROUND BOUNCE, POWER SYSTEMS, SPLIT (pp. 8 17) file:///c:/clients/hsmovies/hsmovies web/www/pubs/hsddsem.html 2/11

PLANES] A Well dispersed Array of Pwr/Gnd Pins. Differential Inputs. Shared Reference. Split Power Architecture. (10 min.) Movie SD (10 min.) Movie HD BGA Package Examples. HSDD Seminar (2015): 2.18 2.21. [CHIP PACKAGING] Plastic Ball Grid Array (PBGA). Flip Chip. Upside down with heat spreader. (pp. 18 21) IBIS I/O Buffer Information Specification. HSDD Seminar (2015): 2.22 2.28. [SIMULATION] Live discussion of the purpose and appropriate use of modeling software. (pp. 22 28) (6 min.) Movie SD (6 min.) Movie HD 3. Using Your Oscilloscope Scope Probes and Loading. HSDD Seminar (2015): 3.1 3.9. [CAPACITANCE, PROBES] FET input probe. Differential Active Probe. Resistive input probe. Input Impedance of Probes. Effect of Probe on Signal Under Test. Which Probe is Best? (pp. 1 9) (13 min.) Movie SD (13 min.) Movie HD Probe Rise Time and Bandwidth. HSDD Seminar (2015): 3.10 3.13. [BANDWIDTH, PROBES] Combining Probe and Scope Bandwidths. Example Calculations. (pp. 10 13) (14 min.) Movie SD (14 min.) Movie HD Probe Ground Wire. HSDD Seminar (2015): 3.14 3.17. [INDUCTANCE, PROBES] Sensitivity to Length of Ground Wire. Using Short Ground Attachments. (pp. 14 17) (8 min.) Movie SD (8 min.) Movie HD Spurious Magnetic Interference. HSDD Seminar (2015): 3.18 3.25. [CROSSTALK, PROBES] Measuring Your Noise Floor. Probe Shield Currents. Differential Probing. Probing Without Ground. (pp. 18 25) (12 min.) Movie SD (12 min.) Movie HD 4. Transmission Lines file:///c:/clients/hsmovies/hsmovies web/www/pubs/hsddsem.html 3/11

Transmission Lines. HSDD Seminar (2015): 4.1 4.3. [EE BASICS, TRANSMISSION LINE] What Makes a Transmission Line?. Four Main Properties. (pp. 1 3) (12 min.) Movie SD (12 min.) Movie HD Characteristic Impedance. HSDD Seminar (2015): 4.4 4.7. [CHARACTERISTIC IMPEDANCE, TRANSMISSION LINE] Response to Step Input. Ice Cube Tray Analogy. Equivalence of Z0 and RTERM. (pp. 4 7) (15 min.) Movie SD (15 min.) Movie HD Example Geometries. HSDD Seminar (2015): 4.8 4.10. [COAXIAL, LAYOUT, MICROSTRIP, STRIPLINE, TRANSMISSION LINE, TWISTED PAIR] Relations Between Impedance and Delay. (pp. 8 10) (9 min.) Movie SD (9 min.) Movie HD Effects of and Load Impedance. HSDD Seminar (2015): 4.11 4.17. [TERMINATION, TRANSMISSION LINE] Exponential Decay. Time Space Diagram. Ways to Achieve Signal Convergence. (pp. 11 17) (22 min.) Movie SD (22 min.) Movie HD Reflections. HSDD Seminar (2015): 4.18 4.19. [REFLECTIONS, TRANSMISSION LINE] Reflection Function. Reflection Chart. (pp. 18 19) (11 min.) Movie SD (11 min.) Movie HD Un terminated Line Examples. HSDD Seminar (2015): 4.20 4.30. [CIRCUIT TOPOLOGY, OVERSHOOT, RINGING, TRANSMISSION LINE] Example: Impedance Too Low. Example: Impedance Too High. (pp. 20 30) (22 min.) Movie SD (22 min.) Movie HD Capacitive Loading of Transmission Line. HSDD Seminar (2015): 4.31 4.34. [CAPACITANCE, CIRCUIT TOPOLOGY, RINGING, TRANSMISSION LINE] Tuned circuit analogy helps explain resonance. (pp. 31 34) 5. Solid Plane Layers How Solid Plane Layers Control Crosstalk. HSDD Seminar (2015): 5.1 5.10. (pp. 1 10) file:///c:/clients/hsmovies/hsmovies web/www/pubs/hsddsem.html 4/11

[CROSSTALK, REFERENCE PLANES, TRANSMISSION LINE] Early Computers vs. Multilayer PCB. Microstrip Response to Changing Magnetic Field. Magnetic Field Animations. Do Not Give Your PCB Vendor Full Control Over H and W. How Much Crosstalk Can You Take?. Where Simulation Fails Us. (21 min.) Movie SD (21 min.) Movie HD The Path of Returning Signal Current. HSDD Seminar (2015): 5.12 5.17. [REFERENCE PLANES, RETURNING SIGNAL CURRENT, TRANSMISSION LINE] The High Speed Path Can Look Pretty Strange. Distribution of High Frequency Current Underneath a Signal Trace. What about Capacitance?. Crosstalk Versus Trace Separation Experiment. Crosstalk Over a Solid Ground Plane (waveforms). Crosstalk Over a Solid Ground Plane (graph). (pp. 12 17) (21 min.) Movie SD (21 min.) Movie HD Stripline Crosstalk Study. HSDD Seminar (2015): 5.18 5.20. [CROSSTALK, LAYOUT, STRIPLINE] Modeling crosstalk using the D/H ratio. (pp. 18 20) Crosstalk is Directional. HSDD Seminar (2015): 5.21 5.23. [CROSSTALK, MICROSTRIP, STRIPLINE, TRANSMISSION LINE] Classroom demonstration. (pp. 21 23) (10 min.) Movie SD (10 min.) Movie HD Ground Plane Slots. HSDD Seminar (2015): 5.24 5.32. [CROSSTALK, REFERENCE PLANES, RETURNING SIGNAL CURRENT, TRANSMISSION LINE] Traces Passing Over a Ground Plane Slot. Crosstalk From Ground Plane Slots. Connector Layout Slots. Crosstalk Versus Trace Separation Experiment. Crosstalk Over a Slotted Ground Plane (waveforms). Crosstalk Over a Slotted Ground Plane (graph). Why Wasn t the Lower Plane Very Effective? (pp. 24 32) (20 min.) Movie SD (20 min.) Movie HD Multilayer Routing. HSDD Seminar (2015): 5.33 5.42. [CROSSTALK, GUARD TRACE, LAYOUT] Power and Ground Fingers. Cross Hatched Ground Grid. Guard Trace on a Two Layer Board. Guard Trace on Multilayer Board (classroom demo covers slides 5.37 5.42). (pp. 33 42) (15 min.) Movie SD (15 min.) Movie HD Split Power Planes. HSDD Seminar (2015): 5.43 5.46. [CROSSTALK, LAYOUT, POWER SYSTEMS, SPLIT PLANES] Crossing a Split Power Plane Boundary. Use of Stitching Capacitors. Measuring Split Plane Crosstalk. (pp. 43 46) (8 min.) Movie SD (8 min.) Movie HD Layer Transitions. HSDD Seminar (2015): 5.47 5.49. (pp. 47 49) file:///c:/clients/hsmovies/hsmovies web/www/pubs/hsddsem.html 5/11

[LAYER STACK, LAYOUT, REFERENCE PLANES] Implications for Fast Signals. Best Way to Route the Board. (5 min.) Movie SD (5 min.) Movie HD NASA Layer Stack. HSDD Seminar (2015): 5.50 5.52. [LAYER STACK, LAYOUT, REFERENCE PLANES] Extemporaneous discussion of NASA layer stack. (pp. 50 52) (3 min.) Movie SD (3 min.) Movie HD Segmenting the VCC Plane. HSDD Seminar (2015): 5.53 5.54. [LAYOUT, POWER SYSTEMS, SPLIT PLANES] When to do it. (pp. 53 54) Crosstalk NEXT and FEXT examples. HSDD Seminar (2015): 5.55 5.66. [CROSSTALK, EXAMPLES] Measuring NEXT and FEXT. Effect of trace length, height, and separation. Stripline FEXT. Effect of terminations.. (pp. 55 66) 6. Terminations Overview of Termination Types. HSDD Seminar (2015): 6.1 6.3. [RINGING, TERMINATION, TRANSMISSION LINE] Systems that suffer ringing benefit from termination. Over damped circuits do not. (pp. 1 3) (8 min.) Movie SD (8 min.) Movie HD End Termination. HSDD Seminar (2015): 6.4 6.15. [CIRCUIT TOPOLOGY, TERMINATION] Function of Split Termination. Design Constraints. Thevenin Equivalent Model of End Termination. Design Process. Design Solution. Reflections from a Capacitive Load. Effect of Stub Hanging Beyond End Termination. (pp. 4 15) (36 min.) Movie SD (36 min.) Movie HD Series Termination ( Termination). HSDD Seminar (2015): 6.16 6.27. [CIRCUIT TOPOLOGY, TERMINATION] Halving and Doubling of Signal Amplitude. Value of External Series Resistor. No Clock Receivers Allowed in Middle of Series Terminated Line. What s That Plateau?. What s That Glitch?. Heavy Capacitive Loads on Series and End Terminated Lines. How Close Must a Series Terminator Be to the Driver? (pp. 16 27) (27 min.) Movie SD (27 min.) Movie HD Both ends Termination. HSDD Seminar (2015): 6.28. (page 28) file:///c:/clients/hsmovies/hsmovies web/www/pubs/hsddsem.html 6/11

[CIRCUIT TOPOLOGY, TERMINATION] The Ax Murderer Approach to Termination. (10 min.) Movie SD (10 min.) Movie HD Comparison of Termination Styles. HSDD Seminar (2015): 6.29 6.41. [CIRCUIT TOPOLOGY, EXAMPLES, TERMINATION] End Termination. Series Termination. AC Termination. Transmission Line States. Dynamic Termination. Proper Design of AC Termination. Power Dissipation. Comparison of Terminations (chart). (pp. 29 41) (39 min.) Movie SD (39 min.) Movie HD Effect of Capacitive Loads. HSDD Seminar (2015): 6.42 6.52. [CAPACITANCE, CIRCUIT TOPOLOGY, REFLECTIONS] Single Load in Middle of Line. Multiple Loads. Slowing Down the Rise Time. Adjusting the End Termination. Key Equations. Idea for Design. (pp. 42 52) (20 min.) Movie SD (20 min.) Movie HD Terminated Bus Structures. HSDD Seminar (2015): 6.53 6.57. [MULTI DROP, TERMINATION, TRANSMISSION LINE] PCI Bus (ver. 2.1, 1995). Compromises in Design. Circle Bus. (pp. 53 57) (10 min.) Movie SD (10 min.) Movie HD Multiple Loads at End of Series Terminated Line. HSDD Seminar (2015): 6.59. [CAPACITANCE, TERMINATION, TRANSMISSION LINE] Effect on signal risetime. (page 59) Bi directional Termination. HSDD Seminar (2015): 6.60. [CIRCUIT TOPOLOGY, MULTI DROP, TERMINATION] A uni linear structure that can reverse direction. (page 60) (4 min.) Movie SD (4 min.) Movie HD Risetime with Reactive Load. HSDD Seminar (2015): 6.61 6.62. [CAPACITANCE, CIRCUIT TOPOLOGY, INDUCTANCE, RISE TIME] Capacitive load effect on risetime. Inductive bead effect on risetime. (pp. 61 62) Diode Termination. HSDD Seminar (2015): 6.63 6.64. [CIRCUIT TOPOLOGY, EXAMPLES, TERMINATION] Limitations of the approach. Examples. (pp. 63 64) (7 min.) Movie SD (7 min.) Movie HD file:///c:/clients/hsmovies/hsmovies web/www/pubs/hsddsem.html 7/11

Weak End Termination. HSDD Seminar (2015): 6.65. [CIRCUIT TOPOLOGY, TERMINATION] Terminations do not have to be perfect. (page 65) (1 min.) Movie SD (1 min.) Movie HD End Termination of Differential Signals. HSDD Seminar (2015): 6.66. [CIRCUIT TOPOLOGY, DIFFERENTIAL SIGNALING, TERMINATION] Differential and common mode termination concepts. (page 66) (8 min.) Movie SD (8 min.) Movie HD Differential Termination with Re Biasing. HSDD Seminar (2015): 6.67. [CIRCUIT TOPOLOGY, DIFFERENTIAL SIGNALING, TERMINATION] Clever ways to change the DC offset of your differential signal. (page 67) Tight Coupling. HSDD Seminar (2015): 6.68. [DIFFERENTIAL SIGNALING, LAYOUT] Summary of effects (good and bad). (page 68) Right Angle Bends. HSDD Seminar (2015): 6.69 6.71. [LAYOUT, REFLECTIONS, TRANSMISSION LINE] Common sense related to feature size and uniformity. (pp. 69 71) (12 min.) Movie SD (12 min.) Movie HD Via Reflections. HSDD Seminar (2015): 6.72 6.73. [LAYOUT, REFLECTIONS, TRANSMISSION LINE] Treating the via as a lumped capacitance. Effect of short trace stubs. (pp. 72 73) Gigabit Ethernet Examples. HSDD Seminar (2015): 6.74 6.82. [DIELECTRIC LOSS, DISPERSION, EXAMPLES, REFLECTIONS, SKIN EFFECT, TRANSMISSION LINE] Serial interface at 1.25 Gb/s. Showing dielectric loss and skin effect. Showing effect of vias and mismatched terminations. Showing effect of both ends termination vs. single end. (pp. 74 82) 7. Vias Vias. HSDD Book (1993): Chap 7. [VIAS] Chapter 7 from the book High Speed Digital Design: A Handbook of Black Magic was not filmed. (pp. 249 262) Book file:///c:/clients/hsmovies/hsmovies web/www/pubs/hsddsem.html 8/11

8. Rock Solid Power Inductance of Bypass Capacitor. HSDD Seminar (2015): 8.1 8.13. [BYPASS CAPACITORS, INDUCTANCE, LAYOUT, SILAB HSDD] Electrical performance model useful for capacitor types. (pp. 1 13) (41 min.) Movie SD (41 min.) Movie HD Measured Data. HSDD Seminar (2015): 8.14 8.19. [BYPASS CAPACITORS, EXAMPLES, INDUCTANCE, LAYOUT] Surface Mounted Configurations. Inductance of Surface Mounted Layouts (table). New Surface Mounted Packages. AVX Interdigitated Capacitor (IDC). (pp. 14 19) (6 min.) Movie SD (6 min.) Movie HD Arrays of Capacitors. HSDD Seminar (2015): 8.20 8.26. [BYPASS CAPACITORS, POWER SYSTEMS] Modeling a Complete Power System. Dual Value Capacitor Arrays. Choose the Smallest Package and the Biggest Value. (pp. 20 26) (21 min.) Movie SD (21 min.) Movie HD HSDD Seminar Extra Material Metastability of a Flip Flop. HSDD Seminar (2015). [METASTABILITY, RELIABILITY, SILAB HSDD] Principle of metastability. When it matters. How to mitigate it. (.pdf) (29 min.) Movie SD (29 min.) Movie HD About This Course High Speed Digital Design covers the important and timely issues involving both high speed digital design and signal integrity. Developed specifically for engineers and designers who work with highspeed digital signals, this workshop will give you the power to instantly recognize and solve many of today's high speed design problems. Main Topics probes crosstalk ringing chip packaging file:///c:/clients/hsmovies/hsmovies web/www/pubs/hsddsem.html 9/11

termination circuit topology reference planes returning signal current power systems bypass capacitors Who should watch this course? Digital logic designers System architects Chip designers EMC specialists Applications engineers Technicians Printed wiring layout professionals Managers and sales people in the high speed digital industry Anyone who works with digital logic at high speeds (20MHz to 20GHz and beyond) This is a practical two day seminar course. It is filled with examples, explanations, and classroom demonstrations. Anyone who works with high speed digital signals will understand and benefit from the material presented. It presents material related to the book, High Speed Digital Design: A Handbook of Black Magic, but treated in a different way and with different examples. The book, being 447 pages in length, obviously delves into the subject matter in greater detail. Think of the seminar as an introduction and, if you like it, get the book for on the job reference. Go to the course Show me the book How to view this course The author recommends that you view no more than one hour at a time. It may help for you to print out the notes pages for each lecture and take written notes. The sections in the notes marked Points to Remember are not often highlighted in the lecture, but offer good opportunities for personal thought and reflection. The three courses provide a certain degree of redundancy. Each begins with a section designed to make each attendee aware of certain basic concepts and vocabulary peculiar to that course. Where there is overlap, the author emphasizes different aspects of the core material, uses different examples, and approaches the subjects from varying angles. He recommends that you watch all three courses, all the way through, including all the extra movies. The course materials cover much more material than could possibly be presented in the six days of lecture that we were able to film. Dr. Johnson arranged the slides with extra material to give himself the flexibility to focus on specific issues of interest to each particular class and to respond to questions. We include the full set of student materials here for your reference, even though some of those slides were not filmed. To help you keep on track, slide numbers appear on the right side of the course contents listing. In addition to the student course materials, the collection includes a full set of instructor materials in Powerpoint format. The instructor materials include original source artwork that may be of interest to those attempting to teach these courses. The necessary animation files, should you wish to use them independant of the lectures, are also available. file:///c:/clients/hsmovies/hsmovies web/www/pubs/hsddsem.html 10/11

Go to the course Get the animations 2015 Signal Consulting, Inc. and Dr. Howard Johnson. All rights reserved. Each license holder may display the Works either in person or by videoconference to its employees and associates provided that no fees are charged and further provided that copies of the Works are not distributed outside of the company or posted on servers not under the company's direct control. Each license holder may make backup copies of the Works for use by its employees and may incorporate portions of the Works into public presentations and publications provided that those portions include the attribution: "Adapted from presentation materials by Dr. Howard Johnson." file:///c:/clients/hsmovies/hsmovies web/www/pubs/hsddsem.html 11/11