IBIS-AMI Post-Simulation Analysis

Similar documents
IBIS-AMI and Jitter. Mike LaBonte SiSoft. SPI 2018 IBIS Summit May 25, 2018 Brest, France

A Way to Evaluate post-fec BER based on IBIS-AMI Model

Time Domain Simulations

AMI Simulation with Error Correction to Enhance BER

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

FEC Applications for 25Gb/s Serial Link Systems

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

Further Investigation of Bit Multiplexing in 400GbE PMA

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

System-Level Timing Closure Using IBIS Models

IBIS Open Forum Minutes

The Challenges of Measuring PAM4 Signals

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

New Serial Link Simulation Process, 6 Gbps SAS Case Study

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

SECQ Test Method and Calibration Improvements

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies

100G EDR and QSFP+ Cable Test Solutions

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

Summary of NRZ CDAUI proposals

Duobinary Transmission over ATCA Backplanes

For the SIA. Applications of Propagation Delay & Skew tool. Introduction. Theory of Operation. Propagation Delay & Skew Tool

DesignCon Pavel Zivny, Tektronix, Inc. (503)

BER margin of COM 3dB

Problems of high DFE coefficients

Test time metrics for TP2 waveforms

Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper.

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_01_0117) 14th February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

MR Interface Analysis including Chord Signaling Options

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64

FDTD_SPICE Analysis of EMI and SSO of LSI ICs Using a Full Chip Macro Model

Comment #147, #169: Problems of high DFE coefficients

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation EDA365

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

Using AMI Retimer Models in ADS ChannelSim

New Metric Offers More Accurate Estimate of Optical Transmitter s Impact on Multimode Fiber-optic Links

DATASHEET EL1883. Features. Applications. Ordering Information. Demo Board. Pinout. Sync Separator with Horizontal Output. FN7010 Rev 2.

An Effective Filtering Algorithm to Mitigate Transient Decaying DC Offset

Thoughts about adaptive transmitter FFE for 802.3ck Chip-to-Module. Adee Ran, Intel Phil Sun, Credo Adam Healey, Broadcom

SI Analysis & Measurement as easy as mobile apps ISD, ADK, X2D2

JNEye User Guide. 101 Innovation Drive San Jose, CA UG Subscribe Send Feedback

PICOSECOND TIMING USING FAST ANALOG SAMPLING

Technical Feasibility of Single Wavelength 400GbE 2km &10km application

Memory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope

Beginners How to Test DSO138mini

Further information on PAM4 error performance and power budget considerations

SV1C Personalized SerDes Tester

FPGA IMPLEMENTATION AN ALGORITHM TO ESTIMATE THE PROXIMITY OF A MOVING TARGET

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

Synchronization Issues During Encoder / Decoder Tests

DesignCon New Serial Link Simulation Process, 6 Gbps SAS Case Study. Donald Telian, SI Consultant

Dual Link DVI Receiver Implementation

Keysight Technologies Simulating High-Speed Serial Channels with IBIS-AMI Models

CAUI-4 Chip to Chip Simulations

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies).

Agilent EEsof EDA.

SDLA Visualizer Serial Data Link Analysis Visualizer Software Printable Application Help

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

SDAIII-CompleteLinQ Multi-Lane Serial Data, Noise and Crosstalk Analysis

More Insights of IEEE 802.3ck Baseline Reference Receivers

UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology

Development of an oscilloscope based TDP metric

A Transaction-Oriented UVM-based Library for Verification of Analog Behavior

Transmitter Specifications and COM for 50GBASE-CR Mike Dudek Cavium Tao Hu Cavium cd Ad-hoc 1/10/18.

RS-FEC Codeword Monitoring for 802.3cd

DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

Digital Audio Design Validation and Debugging Using PGY-I2C

PAM4 Transmitter Analysis

Jitter and Eye Fundamental & Application. Jacky Huang AE, Tektronix Taiwan

Features: Compliance: Applications: Warranty: 49Y7928-GT QSFP+ 40G BASE-SR Transceiver IBM Compatible

SV1C Personalized SerDes Tester. Data Sheet

M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application

Datasheet SHF A Multi-Channel Error Analyzer

40G SWDM4 MSA Technical Specifications Optical Specifications

TERRESTRIAL broadcasting of digital television (DTV)

QPHY-USB3 USB3.0 Serial Data Operator s Manual

40GBd QSFP+ SR4 Transceiver

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

100G QSFP28 SR4 Transceiver

New Technologies for 6 Gbps Serial Link Design & Simulation, a Case Study

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Further Clarification of FEC Performance over PAM4 links with Bit-multiplexing

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

Toward Convergence of FEC Interleaving Schemes for 400GE

40GBASE-ER4 optical budget

Need for FEC-protected chip-to-module CAUI-4 specification. Piers Dawe Mellanox Technologies

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Transcription:

IBIS-AMI Post-Simulation Analysis Mike LaBonte, Todd Westerhoff SiSoft DesignCon IBIS Summit February 2, 2018 Santa Clara, California

IBIS Simulation Post-Processing Support IBIS 1.0: Vinl/Vinh IBIS 2.0: vdiff, Vmeas/Rref/etc. IBIS 3.0: [Model Spec] IBIS 4.0: [Receiver Thresholds], [Test Load]/[Test Data] IBIS 4.1: Rref_diff/etc. IBIS 5.0: clock_times, Rx_Receiver_Sensitivity, AMI_parameters_out (non-standard) IBIS 6.0: Rx_Clock_Recovery_*, Rx_DCD IBIS 6.1: PAM4_*Threshold, PAM4_*EyeOffset IBIS Accuracy Handbook (correlation FOM) Receiver Voltage with Dynamic Area Overshoot Limits D_overshoot_ampl_h Passes Does Not Exceed Overshoot D_overshoot_area_h Area or Amplitude [Power Clamp Reference] Fails Exceeds Overshoot Area and Amplitude [GND Clamp Reference] D_overshoot_area_l D_overshoot_ampl_l Time SiSoft, 2018 2

Post-Processing Methods Not Specified By IBIS Timing Eye metrics (other than Rx_Receiver_Sensitivity) Seed for AMI jitter processing rand() function Clock recovery without clock_times (other than jitter) Bit Error Rate (BER) calculation Forward Error Correction (FEC) gain Any other special analyses prescribed for a particular model (IEEE, JEDEC, vendor, ) SiSoft, 2018 3

This Was Intentional Until IBIS-AMI, IBIS files conveyed only data from which tools could build an internal model With IBIS-AMI, the algorithmic behavior is delivered in the form of a functional model 1 STATEMENT OF INTENT In order to enable an industry standard method to electronically transport IBIS modeling data between semiconductor vendors, electronic design automation (EDA) tool vendors, and end customers, this template is proposed. The intention of this template is to specify a consistent format that can be parsed by software, allowing EDA tool vendors to derive models compatible with their own products. SiSoft, 2018 4

Unspecified Post-Processing Methods PRO: Tools can innovate new analyses! CON: Tools can produce different results for the same analysis! CON: Tools might not implement some analyses prescribed for a particular type of buffer until IBIS support is explicit, or at least until the analysis is widely recognized SiSoft, 2018 5

Interoperability and Portability Interoperable: Models from different vendors run in the same simulator Theory: True, if models and simulator are IBIS-compliant Reality: Mostly true, with some rough spots Portable: The same model runs in multiple simulators Theory: True, if models and simulators are IBIS-compliant Reality: They mostly run, but users get some incorrect/differing results V1 model V2 model V1 model Users expect to see the same results in different tools EDA1 EDA1 EDA2 SiSoft, 2018 6

Different Tool, Different Results Might be due to simulation differences Might be due to post-processing differences Either way it s a user expectation issue What's Expected for IBIS-AMI from the Perspective of End-User Support, Nakane, Masao, Tokyo IBIS Summit, Nov 2017 SiSoft, 2018 7

Proposal 1: Specify Post-Processing Methods Examples: Support specification of methods for eye height measurement Support specification of seed for clock jitter modeling SiSoft, 2018 8

Example: Determining Eye Height Let s say an AMI Rx model returns these waveforms and clock ticks: Q1: What should the eye diagram look like? SiSoft, 2018 9

Accumulating The Eye Diagram Method 1: Clock ticks are used to accumulate the eye diagram on a trace by trace basis, similar to the way a triggered scope works: SiSoft, 2018 10

Accumulating The Eye Diagram Method 2: Both the waveform and clock ticks are accumulated with respect to an ideal clock operating at the channel data rate: SiSoft, 2018 11

Accumulating The Eye Diagram Triggered Scope Ideal Clock Q2: Which method should be used to accumulate the eye diagram to be measured? SiSoft, 2018 12

Accumulating The Eye Diagram Time Domain Only Extrapolated Q3: What method(s) should be used to extrapolate the time domain eye to get a statistically significant eye? SiSoft, 2018 13

Measuring Eye Height Best eye height Sampling time indicated by model s clock ticks Q4: Where should eye height be reported? SiSoft, 2018 14

Measuring Eye Height Red = 1e-12 Blue = 1e-9 Green = 1e-6 Yellow = 1e-3 Q5: At what probability level should eye height be measured? SiSoft, 2018 15

Determining Eye Height Should users expect eye height measurements across EDA tools to be consistent? Should IBIS do more to ensure reporting consistency across EDA tools? SiSoft, 2018 16

Same Rx Jitter, Different Start Points actual_time = time + 2.0 * Rx_Dj * rand() Seed value? seed = 1 seed = 2 SiSoft, 2018 17

But We Also Have Requests for More FEC Support in IBIS-AMI Necessity for Integrating FEC Functionality for PAM4 in AMI Simulations Necessity for Integrating FEC Functionality for PAM4 in AMI Simulations FEC Applications for 25Gb/s Serial Link Systems Introduction of FEC IL Gain Estimation Method In High Speed Link Xiaoqing Dong* and Nick Huang** Xiaoqing Dong and Nick Huang Tao Guo and Shunlin Zhu Xiaoqing Dong and Chunxing Huang Huawei Technologies* and Shenzhen Zhongzeling Electronics** Feb 3, 2017 DesignCon IBIS summit Huawei Technologies Nov 11, 2016 Shanghai IBIS summit ZTE Corporation Nov 09, 2015 Shanghai IBIS summit Huawei Technologies Nov 15, 2011 Shanghai IBIS summit IBIS supports FEC only through PAM4_Mapping SiSoft, 2018 18

Most FEC Requests Are For Deterministic FEC Gain Calculation Support The requests are for FEC gain post-processing, not simulation FEC gain can be estimated, given: RX eye probability bathtub curve DFE coefficients Possibly other model-specific parameters FEC gain calculation algorithms exist today, but are not made public Current EDA tools can process time domain and statistical analysis very well, but the lack of DFE coefficients outputting function and lack of voltage bathtub sometimes makes FEC analysis inconvenient. FEC gain analysis method is recommended to be supported by EDA tools (IBIS Specification), including error propagation analysis function. -- Xiaoqing Dong, Chunxing Huang SiSoft, 2018 19

FEC Has a Data Separation Problem FEC gain calculation requires: AMI parameter values including DFE coefficients Probability curve from simulation FEC gain algorithm Simulator Has (or could have) Bathtub probability curve All coefficients and settings Rx Has (or could have) All coefficients and settings FEC gain algorithm Simulator Lacks Rx Lacks FEC gain algorithm Bathtub probability curve SiSoft, 2018 20

Proposal 2: Help Models Report Post-Processing Results Some models want to convey additional analysis results to users: Adaptation or training results FEC gain calculation Future IEEE, JESD requirements, etc. Tools can implement these, but there is less incentive to implement analyses that are specific to one or a few models In some cases tools only need to understand file and AMI_parameters_out model outputs SiSoft, 2018 21

Rx Models Could Calculate FEC Gain Pass simulation outputs to a new AMI_Report() function Must be called after last AMI_GetWave(), before AMI_Close() Tools need only show HTML report, not necessarily understand it Could support any specialized calculation, not just FEC Simulator AMI_memory_handle Time domain waveforms Statistical probabilities Show report data Rx AMI_Report() All final coefficients and settings FEC gain algorithm Produce HTML report, or Return CSV table Use DLL_ID Has AMI_parameters_out SiSoft, 2018 22

AMI_parameters_out HTML Display (FEC_Gain (Usage Out) (Type String) (Format Value ) Not used for Out (ParamOutType HTML_File)) (Model(FEC_Gain "sim1_rx1_fecgain.html")) From new AMI_Report function * http://ibis.org/summits/feb17/dong.pdf SiSoft, 2018 23

AMI_parameters_out Data Display (CDR_Phase (Usage Out) (Type Float) (Format Value 0.0) Not used for Out (ParamOutType CSV_XYLine) (ParamOutUnits seconds,ui )) (Model(CDR_Phase "0,0.03125")) (Model(CDR_Phase "3.10E-09,0.03125")) (Model(CDR_Phase "6.20E-09,0.03125")) (Model(CDR_Phase "9.30E-09,9.18E-05")) Using AMI_GetWave, no new function required SiSoft, 2018 24

Summary IBIS specifies relatively little about post-processing Some portability issues are actually due to differences in postprocessing implementation We could better meet users expectations of portability by specifying additional post-processing details New post-processing analyses such as FEC gain are desired but not yet fully supported by IBIS A new AMI_Report() function could calculate FEC gain and other new analysis products AMI_parameters_out could be made more useful for displaying analysis data SiSoft, 2018 25