SIMULATION STUDY ON COPY DEMULTIPLEXING *

Size: px
Start display at page:

Download "SIMULATION STUDY ON COPY DEMULTIPLEXING *"

Transcription

1 SIMULATION STUDY ON COPY DEMULTIPLEXING * Minglu JIN Dept. of Electronic Shenyang Institute of Aeronautical Engineering Shenyang , China Qishan ZHANG Beijing University of Aero. & Astr. P.O. Box , Beijing , China ABSTRACT In this paper, by using computer simulations, the interference of channel data in the SDM telemetry system is investigated, the performance of the copy demultiplexing is examined, and finally the selection rule of Walsh functions is recommended. KEY WORDS Demultiplexing, Wa1sh functions, Copy analysis, Multichannel Telemetry Processing INTRODUCTION To transmit multi-channel data in the telemetry systems, there are three kind of methods, i.e Frequency-Division Multiplex, Time-division Multiplex and Sequency-Division Multiplex( SDM). The last method was first proposed by labratory in BUAA[1], based on Wa1sh functions. In the SDM telemetry system, the demultiplexing scheme is based on the orthogonality of the Wa1sh functions. While Walsh functions has its particular property copy feature, and based on this property a new demultiplexing scheme, named as copy demultiplexing, is proposed by JIN and ZHANG [2]. In the following sections, we shall discuss this new method of demultiplexing. * The Project was supported by the National Natural Science Foundation and Aducation Committee Foundation of China

2 SDM TELEMETRY SYSTEM For the comparison purpose, we first review the SDM Telemetry system. The SDM Telemetry System is illustrated in the Figure.1 Figure.l SDM Telemetry System In this system design and analysis, the calculation of the cross-correlation Walsh functions is very important,and by using copy theory of Walsh functions,this can be done vary easly[3].to calculate this cross-correlation functions, two paremeters must be considered, i.e., waveform distortion and frame asynchronization. By theoretical and computer computation, ZHANG etc. have recommended the selection of the Walsh functions in the SDM Telemetry Systems, as Table.1 shows. Table.2 Walsh functions used in SDM

3 COPY DEMULTIPLEXING In terms of the copy feature of Walsh functions and copy analysis [4] [5], we proposed Copy demultiplexing scheme as Figure.2 shows. Figure.2 Copy Demultiplexing In this copy demultiplexing system, the copy analysis plays very important role, and its performance affect th whole performance of the system directly. The copy analysis is a kinds of orthogonality analysis, and thus it can decompose diffenrent Walsh functions, while Walsh functions can be generated by the copy method as Figure.3 indicates. Figure. 3 Copy Generation of Walsh functions Also the Walsh functions in the Figure.3 can be copy analyzed as Figure.4 shows. Figure.4 Copy analysis of Walsh function

4 For the simple explanation bellow, we put all of the copy analyzed components in the Fig.4 to one figure as Figure.5, and named it as Copy Analyzed Spectrum. Figure.5 Copy analyzed spectrum In the real applications, the Walsh function waveforms are not an ideal waveform, because of the band limitation of the real systems. The waveform can be distorted as shown Figure.6. Figure.6 distorted Walsh function waveform Thus the copy analyzed spectrum is not the case as Figure.4, while it is the case as Figure.7 Fig.7 Copy analyzed spectrum of distorted Walsh function In the Figure.7 the nth component is called as main lobe, and the others are called as sub lobe, and the appearance of sub lobe is caused by the waveform distortion, and more larger the waveform distortion is, the more lager is the sub lobe. Thus it can be

5 used to indicate the interference of the mth channel to other channels. In the computer simulation, we supposed as bellow: -$t (1) The distortion is a kind of e waveform (2) The distortion change is very quick, i.e. its transition completed in one bit period. The results of simulation are given in the Table.2. Table.2 Normalized copy analyzed spectrum when there is only distortion In addition to the waveform distortion, there is another factor to affect the performance, i.e., the synchronization error. In the simulation, we modeled this error as time shift of waveform, as Fig.9 shows. The simulation condition is : Fig.9 time shift error (1) 0<t <T o (2) t is independent from functions order m o Table.3 shows the simulation computation results.

6 Table.3 Normalized copy analyzed spectrum when there is only asynchronization In the real applications, there are both waveform distortion and time shift, while the two factors is independent from each others. Table.4 shows this case. CONCLUSION From above simulation results, there are several conclusions as bellow: (1) The effect of waveform distortion to copy demultiplexing is small. (2) The effect of asynchronization to copy demultiplexing is critical. (3) When there are both distortion and asychronization, the effect of asychronization is dorminant. (4) The selection rule of Walsh functions is that to minimize the sub lobe in copy analyzed spectrum. (5) The Walsh functions in the Table.l are also suitable in the copy demultiplexing. (6) For the copy multiplexing, there are other combimation of Walsh functions which are not in the Table.l result in the same performance.

7 The idea and material presented in this paper will find more applications in the telemetry areas. Table. 4 Normalized copy analyzed spectrum when there are both distortion and asynchronization REFERENCE [l] Minglu JIN and Qishan ZHANG "Symmetry Copy Analysi of Signals" ICNNSP'93,Guangzhou, China, Nov [2] Minglu JIn and Qishan ZHANG "Shift Copy Analysis of Signals" ICT'94, Dubai, England, Jan [3] Minglu JIN and Qishan ZHANG " Copy Feature of Walsh Functions and its Applications" ISPC'93, Nanjing, China, Oct [4] Qishan ZHANG etc "Telemetry Systems Based on Walsh Functions" ITC Proceeding XVI [5] Minglu JIN and Qishan ZHANG " a New Method of Demultiplexing " NAECON'94, Dayton, May, 1994.

Multiplexer-Demultiplexer for High Speed Digital Recorders

Multiplexer-Demultiplexer for High Speed Digital Recorders Multiplexer-Demultiplexer for High Speed Digital Recorders Item Type text; Proceedings Authors Pouille, Etienne Publisher International Foundation for Telemetering Journal International Telemetering Conference

More information

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS Item Type text; Proceedings Authors Habibi, A. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings

More information

Asynchronous Counter

Asynchronous Counter Asynchronous Counter Contents: Asynchronous/Ripple Counter Propagation Delay in Ripple Counter MOD Number Synchronous/Parallel Counter 10101010101010101010101010101010101010101010101010101010101010101010101010101010

More information

Research on Precise Synchronization System for Triple Modular Redundancy (TMR) Computer

Research on Precise Synchronization System for Triple Modular Redundancy (TMR) Computer ISBN 978-93-84468-19-4 Proceedings of 2015 International Conference on Electronics, Computer and Manufacturing Engineering (ICECME'2015) London, March 21-22, 2015, pp. 193-198 Research on Precise Synchronization

More information

Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1

Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1 International Conference on Applied Science and Engineering Innovation (ASEI 2015) Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1 1 China Satellite Maritime

More information

DIGITAL COMMUNICATION

DIGITAL COMMUNICATION 10EC61 DIGITAL COMMUNICATION UNIT 3 OUTLINE Waveform coding techniques (continued), DPCM, DM, applications. Base-Band Shaping for Data Transmission Discrete PAM signals, power spectra of discrete PAM signals.

More information

ni.com Digital Signal Processing for Every Application

ni.com Digital Signal Processing for Every Application Digital Signal Processing for Every Application Digital Signal Processing is Everywhere High-Volume Image Processing Production Test Structural Sound Health and Vibration Monitoring RF WiMAX, and Microwave

More information

RESEARCH OF FRAME SYNCHRONIZATION TECHNOLOGY BASED ON PERFECT PUNCTURED BINARY SEQUENCE PAIRS

RESEARCH OF FRAME SYNCHRONIZATION TECHNOLOGY BASED ON PERFECT PUNCTURED BINARY SEQUENCE PAIRS Research Rev. Adv. Mater. of frame Sci. synchronization 33 (2013) 261-265 technology based on perfect punctured binary sequence pairs 261 RESEARCH OF FRAME SYNCHRONIZATION TECHNOLOGY BASED ON PERFECT PUNCTURED

More information

Random Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL

Random Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL Random Access Scan Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL ramamve@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract: Random Access

More information

Universidad Carlos III de Madrid Digital Electronics Exercises

Universidad Carlos III de Madrid Digital Electronics Exercises 1. Complete the chronogram for the circuit given in the figure. inst7 NOT A INPUT VCC AND2 inst5 DFF D PRN Q CLRN inst XOR inst2 TFF PRN T Q CLRN inst8 OUTPUT OUTPUT Q Q1 CLK INPUT VCC CLEARN INPUT VCC

More information

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053 SET - 1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in

More information

Appeal decision. Appeal No France. Tokyo, Japan. Tokyo, Japan. Tokyo, Japan. Tokyo, Japan. Tokyo, Japan

Appeal decision. Appeal No France. Tokyo, Japan. Tokyo, Japan. Tokyo, Japan. Tokyo, Japan. Tokyo, Japan Appeal decision Appeal No. 2015-21648 France Appellant THOMSON LICENSING Tokyo, Japan Patent Attorney INABA, Yoshiyuki Tokyo, Japan Patent Attorney ONUKI, Toshifumi Tokyo, Japan Patent Attorney EGUCHI,

More information

Analysis of Different Pseudo Noise Sequences

Analysis of Different Pseudo Noise Sequences Analysis of Different Pseudo Noise Sequences Alka Sawlikar, Manisha Sharma Abstract Pseudo noise (PN) sequences are widely used in digital communications and the theory involved has been treated extensively

More information

High-Definition, Standard-Definition Compatible Color Bar Signal

High-Definition, Standard-Definition Compatible Color Bar Signal Page 1 of 16 pages. January 21, 2002 PROPOSED RP 219 SMPTE RECOMMENDED PRACTICE For Television High-Definition, Standard-Definition Compatible Color Bar Signal 1. Scope This document specifies a color

More information

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A SET - 1 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What are the characteristics of 2 s complement numbers?

More information

The Design of Efficient Viterbi Decoder and Realization by FPGA

The Design of Efficient Viterbi Decoder and Realization by FPGA Modern Applied Science; Vol. 6, No. 11; 212 ISSN 1913-1844 E-ISSN 1913-1852 Published by Canadian Center of Science and Education The Design of Efficient Viterbi Decoder and Realization by FPGA Liu Yanyan

More information

AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS

AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,

More information

Metastability Analysis of Synchronizer

Metastability Analysis of Synchronizer Forn International Journal of Scientific Research in Computer Science and Engineering Research Paper Vol-1, Issue-3 ISSN: 2320 7639 Metastability Analysis of Synchronizer Ankush S. Patharkar *1 and V.

More information

1 Introduction to PSQM

1 Introduction to PSQM A Technical White Paper on Sage s PSQM Test Renshou Dai August 7, 2000 1 Introduction to PSQM 1.1 What is PSQM test? PSQM stands for Perceptual Speech Quality Measure. It is an ITU-T P.861 [1] recommended

More information

A NOTE ON FRAME SYNCHRONIZATION SEQUENCES

A NOTE ON FRAME SYNCHRONIZATION SEQUENCES A NOTE ON FRAME SYNCHRONIZATION SEQUENCES Thokozani Shongwe 1, Victor N. Papilaya 2 1 Department of Electrical and Electronic Engineering Science, University of Johannesburg P.O. Box 524, Auckland Park,

More information

COPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code

COPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code COPY RIGHT 2018IJIEMR.Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material

More information

Application of Symbol Avoidance in Reed-Solomon Codes to Improve their Synchronization

Application of Symbol Avoidance in Reed-Solomon Codes to Improve their Synchronization Application of Symbol Avoidance in Reed-Solomon Codes to Improve their Synchronization Thokozani Shongwe Department of Electrical and Electronic Engineering Science, University of Johannesburg, P.O. Box

More information

North Shore Community College

North Shore Community College North Shore Community College Course Number: IEL217 Section: MAL Course Name: Digital Electronics 1 Semester: Credit: 4 Hours: Three hours of Lecture, Two hours Laboratory per week Thursdays 8:00am (See

More information

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST Program of Study Accelerated Digital Electronics TJHSST Dave Bell Course Selection Guide Description: Students learn the basics of digital electronics technology as they engineer a complex electronic system.

More information

RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)123029

RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)123029 DIGITAL ELECTRONICS LAB( EE-224-F) DIGITAL ELECTRONICS LAB (EE-224-F) LAB MANUAL IV SEMESTER RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)2329 Department Of Electronics & Communication Engg.

More information

Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008

Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008 Page 1 Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008 Instructions: This examination paper includes 13 pages and 20 multiple-choice questions starting on page 3. You are responsible for ensuring

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

INC 253 Digital and electronics laboratory I

INC 253 Digital and electronics laboratory I INC 253 Digital and electronics laboratory I Laboratory 9 Sequential Circuit Author: ID Co-Authors: 1. ID 2. ID 3. ID Experiment Date: Report received Date: Comments For Instructor Full Marks Pre lab 10

More information

Colour Reproduction Performance of JPEG and JPEG2000 Codecs

Colour Reproduction Performance of JPEG and JPEG2000 Codecs Colour Reproduction Performance of JPEG and JPEG000 Codecs A. Punchihewa, D. G. Bailey, and R. M. Hodgson Institute of Information Sciences & Technology, Massey University, Palmerston North, New Zealand

More information

CHAPTER 2 SUBCHANNEL POWER CONTROL THROUGH WEIGHTING COEFFICIENT METHOD

CHAPTER 2 SUBCHANNEL POWER CONTROL THROUGH WEIGHTING COEFFICIENT METHOD CHAPTER 2 SUBCHANNEL POWER CONTROL THROUGH WEIGHTING COEFFICIENT METHOD 2.1 INTRODUCTION MC-CDMA systems transmit data over several orthogonal subcarriers. The capacity of MC-CDMA cellular system is mainly

More information

Design of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology

Design of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology Design of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology Divya shree.m 1, H. Venkatesh kumar 2 PG Student, Dept. of ECE, Nagarjuna College of Engineering

More information

Dual frame motion compensation for a rate switching network

Dual frame motion compensation for a rate switching network Dual frame motion compensation for a rate switching network Vijay Chellappa, Pamela C. Cosman and Geoffrey M. Voelker Dept. of Electrical and Computer Engineering, Dept. of Computer Science and Engineering

More information

H-Ternary Line Decoder for Digital Data Transmission: Circuit Design and Modelling

H-Ternary Line Decoder for Digital Data Transmission: Circuit Design and Modelling H-Ternary Line Decoder for Digital Data Transmission: Circuit Design and Modelling Abdullatif Glass and Bahman Ali Faculty of Engineering Ajman University of Science and Technology Al-Ain Campus, P.O.

More information

Project Proposal: Sub pixel motion estimation for side information generation in Wyner- Ziv decoder.

Project Proposal: Sub pixel motion estimation for side information generation in Wyner- Ziv decoder. EE 5359 MULTIMEDIA PROCESSING Subrahmanya Maira Venkatrav 1000615952 Project Proposal: Sub pixel motion estimation for side information generation in Wyner- Ziv decoder. Wyner-Ziv(WZ) encoder is a low

More information

TSIU03, SYSTEM DESIGN. How to Describe a HW Circuit

TSIU03, SYSTEM DESIGN. How to Describe a HW Circuit TSIU03 TSIU03, SYSTEM DESIGN How to Describe a HW Circuit Sometimes it is difficult for students to describe a hardware circuit. This document shows how to do it in order to present all the relevant information

More information

CAP240 First semester 1430/1431. Sheet 4

CAP240 First semester 1430/1431. Sheet 4 King Saud University College of Computer and Information Sciences Department of Information Technology CAP240 First semester 1430/1431 Sheet 4 Multiple choice Questions 1-Unipolar, bipolar, and polar encoding

More information

Robust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm

Robust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm International Journal of Signal Processing Systems Vol. 2, No. 2, December 2014 Robust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm Walid

More information

Error Resilience for Compressed Sensing with Multiple-Channel Transmission

Error Resilience for Compressed Sensing with Multiple-Channel Transmission Journal of Information Hiding and Multimedia Signal Processing c 2015 ISSN 2073-4212 Ubiquitous International Volume 6, Number 5, September 2015 Error Resilience for Compressed Sensing with Multiple-Channel

More information

Subject : EE6301 DIGITAL LOGIC CIRCUITS

Subject : EE6301 DIGITAL LOGIC CIRCUITS QUESTION BANK Programme : BE Subject : Semester / Branch : III/EEE UNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES Review of number systems, binary codes, error detection and correction codes (Parity

More information

Research on sampling of vibration signals based on compressed sensing

Research on sampling of vibration signals based on compressed sensing Research on sampling of vibration signals based on compressed sensing Hongchun Sun 1, Zhiyuan Wang 2, Yong Xu 3 School of Mechanical Engineering and Automation, Northeastern University, Shenyang, China

More information

Power Reduction and Glitch free MUX based Digitally Controlled Delay-Lines

Power Reduction and Glitch free MUX based Digitally Controlled Delay-Lines Power Reduction and Glitch free MUX based Digitally Controlled Delay-Lines MARY PAUL 1, AMRUTHA. E 2 1 (PG Student, Dhanalakshmi Srinivasan College of Engineering, Coimbatore) 2 (Assistant Professor, Dhanalakshmi

More information

Guidelines for submitting a manuscript to the PMA06 proceedings volumes - CONTENT -

Guidelines for submitting a manuscript to the PMA06 proceedings volumes - CONTENT - Guidelines for submitting a manuscript to the PMA06 proceedings volumes There will be three journals to which EVERYBODY (including those who did not have an oral presentation) can submit a manuscript:

More information

Latest Trends in Worldwide Digital Terrestrial Broadcasting and Application to the Next Generation Broadcast Television Physical Layer

Latest Trends in Worldwide Digital Terrestrial Broadcasting and Application to the Next Generation Broadcast Television Physical Layer Latest Trends in Worldwide Digital Terrestrial Broadcasting and Application to the Next Generation Broadcast Television Physical Layer Lachlan Michael, Makiko Kan, Nabil Muhammad, Hosein Asjadi, and Luke

More information

Research Article. ZOOM FFT technology based on analytic signal and band-pass filter and simulation with LabVIEW

Research Article. ZOOM FFT technology based on analytic signal and band-pass filter and simulation with LabVIEW Available online www.jocpr.com Journal of Chemical and Pharmaceutical Research, 2015, 7(3):359-363 Research Article ISSN : 0975-7384 CODEN(USA) : JCPRC5 ZOOM FFT technology based on analytic signal and

More information

Analog TV Systems: Monochrome TV. Yao Wang Polytechnic University, Brooklyn, NY11201

Analog TV Systems: Monochrome TV. Yao Wang Polytechnic University, Brooklyn, NY11201 Analog TV Systems: Monochrome TV Yao Wang Polytechnic University, Brooklyn, NY11201 yao@vision.poly.edu Outline Overview of TV systems development Video representation by raster scan: Human vision system

More information

Laboratory platform DVB-T technology v1

Laboratory platform DVB-T technology v1 Laboratory platform DVB-T technology v1 1. Theoretical notions Television can be defined as a set of principles, methods and techniques used for transmitting moving images. The essential steps in television

More information

ROTARY HEAD RECORDERS IN TELEMETRY SYSTEMS

ROTARY HEAD RECORDERS IN TELEMETRY SYSTEMS ROTARY HEAD RECORDERS IN TELEMETRY SYSTEMS Wiley E. Dunn Applications Engineering Manager Fairchild Weston Systems Inc. (Formerly EMR Telemetry) P.O. Box 3041 Sarasota, Fla. 34230 ABSTRACT Although magnetic

More information

UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT

UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT Stefan Schiemenz, Christian Hentschel Brandenburg University of Technology, Cottbus, Germany ABSTRACT Spatial image resizing is an important

More information

Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow

Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton*, Mark R. Greenstreet, Steven J.E. Wilton*, *Dept. of Electrical and Computer Engineering, Dept.

More information

Department of Computer Science and Engineering Question Bank- Even Semester:

Department of Computer Science and Engineering Question Bank- Even Semester: Department of Computer Science and Engineering Question Bank- Even Semester: 2014-2015 CS6201& DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common to IT & CSE, Regulation 2013) UNIT-I 1. Convert the following

More information

Re: Canada Gazette Notice SMBR , ; Allotment Plan for Digital Radio Broadcasting (DRB), Issue 2.

Re: Canada Gazette Notice SMBR , ; Allotment Plan for Digital Radio Broadcasting (DRB), Issue 2. VIA FAX: 954-6091 January 20, 1999 Mr. R.W. McCaughern Director General Spectrum Engineering Branch Industry Canada 300 Slater Street, 19 th Floor Ottawa, Ontario K1A 0C8 Dear Mr. McCaughern: Re: Canada

More information

Multichannel Satellite Image Resolution Enhancement Using Dual-Tree Complex Wavelet Transform and NLM Filtering

Multichannel Satellite Image Resolution Enhancement Using Dual-Tree Complex Wavelet Transform and NLM Filtering Multichannel Satellite Image Resolution Enhancement Using Dual-Tree Complex Wavelet Transform and NLM Filtering P.K Ragunath 1, A.Balakrishnan 2 M.E, Karpagam University, Coimbatore, India 1 Asst Professor,

More information

CS302 - Digital Logic Design FAQs By

CS302 - Digital Logic Design FAQs By CS302 - Digital Logic Design FAQs By For BCD numbers that add up to an invalid BCD number or generate a carry the number 6 (0110) is added to the invalid number, why? These binary numbers are not allowed

More information

Risk Risk Title Severity (1-10) Probability (0-100%) I FPGA Area II Timing III Input Distortion IV Synchronization 9 60

Risk Risk Title Severity (1-10) Probability (0-100%) I FPGA Area II Timing III Input Distortion IV Synchronization 9 60 Project Planning Introduction In this section, the plans required for completing the project from start to finish are described. The risk analysis section of this project plan will describe the potential

More information

Fig 1. Flow Chart for the Encoder

Fig 1. Flow Chart for the Encoder MATLAB Simulation of the DVB-S Channel Coding and Decoding Tejas S. Chavan, V. S. Jadhav MAEER S Maharashtra Institute of Technology, Kothrud, Pune, India Department of Electronics & Telecommunication,Pune

More information

IG Discovery for FDX DOCSIS

IG Discovery for FDX DOCSIS IG Discovery for FDX DOCSIS A Technical paper prepared for SCTE/ISBE by Tong Liu Principal Engineer, Office of the CTO Cisco Systems Inc. 300 Beaver Brook Road, Boxborough, Massachusetts 01719, United

More information

Power Analysis on Same Filter Different Sources for Selection of Spectral Filters in Optical Demultiplexer

Power Analysis on Same Filter Different Sources for Selection of Spectral Filters in Optical Demultiplexer Journal of Computer Science 9 (7): 866-874, 2013 ISSN: 1549-3636 2013 doi:10.3844/jcssp.2013.866.874 Published Online 9 (7) 2013 (http://www.thescipub.com/jcs.toc) Power Analysis on Same Filter Different

More information

Asynchronous Scan-Latch controller for Low Area Overhead DFT

Asynchronous Scan-Latch controller for Low Area Overhead DFT Asynchronous Scan-atch controller for ow Area Overhead DFT Masayuki Tsukisaka, Masashi Imai, and Takashi Nanya Research Center for Advanced Science and Technology, The University of Tokyo 4-6-1 Komaba,

More information

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7). VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603203 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Academic Year: 2015-16 BANK - EVEN SEMESTER UNIT I PART-A 1 Find the octal equivalent of hexadecimal

More information

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology Course Title: Digital Logic Full Marks: 60 + 0 + 0 Course No.: CSC Pass Marks:

More information

CprE 281: Digital Logic

CprE 281: Digital Logic CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers and Counters CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev

More information

Logic Design for Single On-Chip Test Clock Generation for N Clock Domain - Impact on SOC Area and Test Quality

Logic Design for Single On-Chip Test Clock Generation for N Clock Domain - Impact on SOC Area and Test Quality and Communication Technology (IJRECT 6) Vol. 3, Issue 3 July - Sept. 6 ISSN : 38-965 (Online) ISSN : 39-33 (Print) Logic Design for Single On-Chip Test Clock Generation for N Clock Domain - Impact on SOC

More information

Chip-Level DFT: Some New, And Not So New, Challenges

Chip-Level DFT: Some New, And Not So New, Challenges 2004 Southwest DFT Symposium B A DFT Open Day Chip-Level DFT: Some New, And Not So New, Challenges Ben Bennetts, DFT Consultant Bennetts Associates, UK Tel: +44 1489 581276 E-mail: ben@dft.co.uk http://www.dft.co.uk/

More information

PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS

PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS David Vargas*, Jordi Joan Gimenez**, Tom Ellinor*, Andrew Murphy*, Benjamin Lembke** and Khishigbayar Dushchuluun** * British

More information

MPEG-4 Audio Synchronization

MPEG-4 Audio Synchronization MPEG-4 Audio Synchronization Masayuki Nishiguchi, Shusuke Takahashi, Akira Inoue Oct 22, 2014 Sony Corporation Agenda Use case Synchronization Scheme Extraction tool (Normative) Similarity Calculation

More information

Removal of Decaying DC Component in Current Signal Using a ovel Estimation Algorithm

Removal of Decaying DC Component in Current Signal Using a ovel Estimation Algorithm Removal of Decaying DC Component in Current Signal Using a ovel Estimation Algorithm Majid Aghasi*, and Alireza Jalilian** *Department of Electrical Engineering, Iran University of Science and Technology,

More information

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational

More information

A Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications

A Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.5, OCTOBER, 08 ISSN(Print) 598-657 https://doi.org/57/jsts.08.8.5.640 ISSN(Online) -4866 A Modified Static Contention Free Single Phase Clocked

More information

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE S.Basi Reddy* 1, K.Sreenivasa Rao 2 1 M.Tech Student, VLSI System Design, Annamacharya Institute of Technology & Sciences (Autonomous), Rajampet (A.P),

More information

PHGN 480 Laser Physics Lab 4: HeNe resonator mode properties 1. Observation of higher-order modes:

PHGN 480 Laser Physics Lab 4: HeNe resonator mode properties 1. Observation of higher-order modes: PHGN 480 Laser Physics Lab 4: HeNe resonator mode properties Due Thursday, 2 Nov 2017 For this lab, you will explore the properties of the working HeNe laser. 1. Observation of higher-order modes: Realign

More information

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV Unit: I Branch: EEE Semester: IV Page 1 of 6 Unit I Syllabus: BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 9 Boolean algebra: De-Morgan s theorem, switching functions and simplification using K-maps & Quine

More information

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops DLHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 0 Experiment - Latches and Flip-Flops Objectives:. To implement an RS latch memory element. To implement a JK

More information

Digital holographic security system based on multiple biometrics

Digital holographic security system based on multiple biometrics Digital holographic security system based on multiple biometrics ALOKA SINHA AND NIRMALA SAINI Department of Physics, Indian Institute of Technology Delhi Indian Institute of Technology Delhi, Hauz Khas,

More information

4. ANALOG TV SIGNALS MEASUREMENT

4. ANALOG TV SIGNALS MEASUREMENT Goals of measurement 4. ANALOG TV SIGNALS MEASUREMENT 1) Measure the amplitudes of spectral components in the spectrum of frequency modulated signal of Δf = 50 khz and f mod = 10 khz (relatively to unmodulated

More information

International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-2015 ISSN DESIGN OF MB-OFDM SYSTEM USING HDL

International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-2015 ISSN DESIGN OF MB-OFDM SYSTEM USING HDL ISSN 2229-5518 836 DESIGN OF MB-OFDM SYSTEM USING HDL Ms. Payal Kantute, Mrs. Jaya Ingole Abstract - Multi-Band Orthogonal Frequency Division Multiplexing (MB-OFDM) is a suitable solution for implementation

More information

MODULE 3. Combinational & Sequential logic

MODULE 3. Combinational & Sequential logic MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational

More information

[Krishna*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

[Krishna*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY DESIGN AND IMPLEMENTATION OF BIST TECHNIQUE IN UART SERIAL COMMUNICATION M.Hari Krishna*, P.Pavan Kumar * Electronics and Communication

More information

NAPIER. University School of Engineering. Advanced Communication Systems Module: SE Television Broadcast Signal.

NAPIER. University School of Engineering. Advanced Communication Systems Module: SE Television Broadcast Signal. NAPIER. University School of Engineering Television Broadcast Signal. luminance colour channel channel distance sound signal By Klaus Jørgensen Napier No. 04007824 Teacher Ian Mackenzie Abstract Klaus

More information

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Final Exam review: chapter 4 and 5. Supplement 3 and 4 Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much

More information

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4 PCM ENCODING PREPARATION... 2 PCM... 2 PCM encoding... 2 the PCM ENCODER module... 4 front panel features... 4 the TIMS PCM time frame... 5 pre-calculations... 5 EXPERIMENT... 5 patching up... 6 quantizing

More information

CS311: Data Communication. Transmission of Digital Signal - I

CS311: Data Communication. Transmission of Digital Signal - I CS311: Data Communication Transmission of Digital Signal - I by Dr. Manas Khatua Assistant Professor Dept. of CSE IIT Jodhpur E-mail: manaskhatua@iitj.ac.in Web: http://home.iitj.ac.in/~manaskhatua http://manaskhatua.github.io/

More information

The Discussion of this exercise covers the following points:

The Discussion of this exercise covers the following points: Exercise 3-1 Digital Baseband Processing EXERCISE OBJECTIVE When you have completed this exercise, you will be familiar with various types of baseband processing used in digital satellite communications.

More information

Construction of Cable Digital TV Head-end. Yang Zhang

Construction of Cable Digital TV Head-end. Yang Zhang Advanced Materials Research Online: 2014-05-21 ISSN: 1662-8985, Vol. 933, pp 682-686 doi:10.4028/www.scientific.net/amr.933.682 2014 Trans Tech Publications, Switzerland Construction of Cable Digital TV

More information

AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS. M. Farooq Sabir, Robert W. Heath and Alan C. Bovik

AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS. M. Farooq Sabir, Robert W. Heath and Alan C. Bovik AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS M. Farooq Sabir, Robert W. Heath and Alan C. Bovik Dept. of Electrical and Comp. Engg., The University of Texas at Austin,

More information

Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis

Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis Abstract- A new technique of clock is presented to reduce dynamic power consumption.

More information

MPEGTool: An X Window Based MPEG Encoder and Statistics Tool 1

MPEGTool: An X Window Based MPEG Encoder and Statistics Tool 1 MPEGTool: An X Window Based MPEG Encoder and Statistics Tool 1 Toshiyuki Urabe Hassan Afzal Grace Ho Pramod Pancha Magda El Zarki Department of Electrical Engineering University of Pennsylvania Philadelphia,

More information

Selection of Spectral Filters for Optical Demultiplexer- Same Filter Different Source

Selection of Spectral Filters for Optical Demultiplexer- Same Filter Different Source Journal of Computer Science, 9 (4): 413-420, 2013 ISSN 1549-3636 2013 doi:10.3844/jcssp.2013.413.420 Published Online 9 (4) 2013 (http://www.thescipub.com/jcs.toc) Selection of Spectral Filters for Optical

More information

Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c

Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c International Conference on Mechatronics Engineering and Information Technology (ICMEIT 2016) Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b

More information

Visual Communication at Limited Colour Display Capability

Visual Communication at Limited Colour Display Capability Visual Communication at Limited Colour Display Capability Yan Lu, Wen Gao and Feng Wu Abstract: A novel scheme for visual communication by means of mobile devices with limited colour display capability

More information

SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS *

SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS * SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEUENTIAL CIRCUITS * Wu Xunwei (Department of Electronic Engineering Hangzhou University Hangzhou 328) ing Wu Massoud Pedram (Department of Electrical

More information

PURBANCHAL UNIVERSITY

PURBANCHAL UNIVERSITY [c] Implement a full adder circuit with a decoder and two OR gates. [4] III SEMESTER FINAL EXAMINATION-2006 Q. [4] [a] What is flip flop? Explain flip flop operating characteristics. [6] [b] Design and

More information

Multirate Digital Signal Processing

Multirate Digital Signal Processing Multirate Digital Signal Processing Contents 1) What is multirate DSP? 2) Downsampling and Decimation 3) Upsampling and Interpolation 4) FIR filters 5) IIR filters a) Direct form filter b) Cascaded form

More information

OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS

OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS IMPLEMENTATION OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS 1 G. Sowmya Bala 2 A. Rama Krishna 1 PG student, Dept. of ECM. K.L.University, Vaddeswaram, A.P, India, 2 Assistant Professor,

More information

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW QUICK GUIDE http://www.tutorialspoint.com/computer_logical_organization/computer_logical_organization_quick_guide.htm COMPUTER LOGICAL ORGANIZATION - OVERVIEW Copyright tutorialspoint.com In the modern

More information

Adaptive Sub-band Nulling for OFDM-Based Wireless Communication Systems

Adaptive Sub-band Nulling for OFDM-Based Wireless Communication Systems Adaptive Sub-band Nulling for OFDM-Based Wireless Communication Systems Bang Chul Jung, Young Jun Hong, Dan Keun Sung, and Sae-Young Chung CNR Lab., School of EECS., KAIST, 373-, Guseong-dong, Yuseong-gu,

More information

PAPER Wireless Multi-view Video Streaming with Subcarrier Allocation

PAPER Wireless Multi-view Video Streaming with Subcarrier Allocation IEICE TRANS. COMMUN., VOL.Exx??, NO.xx XXXX 200x 1 AER Wireless Multi-view Video Streaming with Subcarrier Allocation Takuya FUJIHASHI a), Shiho KODERA b), Nonmembers, Shunsuke SARUWATARI c), and Takashi

More information

Synchronous sequential circuits

Synchronous sequential circuits 8.6.5 Synchronous sequential Table of content. Combinational circuit design. Elementary combinatorial for data transmission. Memory structures 4. Programmable logic devices 5. Algorithmic minimization

More information

Design of Low Power Efficient Viterbi Decoder

Design of Low Power Efficient Viterbi Decoder International Journal of Research Studies in Electrical and Electronics Engineering (IJRSEEE) Volume 2, Issue 2, 2016, PP 1-7 ISSN 2454-9436 (Online) DOI: http://dx.doi.org/10.20431/2454-9436.0202001 www.arcjournals.org

More information

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York DEPARTMENT: SUBJECT CODE AND TITLE: COURSE DESCRIPTION: REQUIRED: Electrical and Telecommunications Engineering Technology TCET 3122/TC

More information

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering Semester III Subject Name: Digital Electronics Subject Code: 09CT0301 Diploma Branches in which this subject is offered: Objective: The subject aims to prepare the students, To understand the basic of

More information