A High Performance Deblocking Filter Hardware for High Efficiency Video Coding
|
|
- Marion McCoy
- 5 years ago
- Views:
Transcription
1 714 IEEE Transactions on Consumer Electronics, Vol. 59, No. 3, August 2013 A High Performance Deblocking Filter Hardware for High Efficiency Video Coding Erdem Ozcan, Yusuf Adibelli, Ilker Hamzaoglu, Senior Member, IEEE Abstract The recently developed High Efficiency Video Coding (HEVC) international video compression standard uses adaptive deblocking filter for reducing blocking artifacts. Deblocking filters increase both subjective and objective quality. But, they have high computational complexity. Therefore, in this paper, the first HEVC deblocking filter hardware in the literature is proposed. Two parallel datapaths are used in the proposed hardware in order to increase its performance. The proposed hardware is implemented in Verilog HDL. The Verilog RTL code is verified to work correctly on an FPGA board. The proposed HEVC deblocking filter hardware can code 30 full HD () video frames per second. Therefore, it can be used in consumer electronics products that require a real-time HEVC encoder or decoder. 1 Index Terms HEVC, Deblocking Filter, Hardware Implementation, FPGA. I. INTRODUCTION Joint collaborative team on video coding (JCT-VC) recently developed a new international video compression standard called High Efficiency Video Coding (HEVC) [1, 2, 3]. HEVC has 36% better compression efficiency than H.264 which is the current state-of-the-art video compression standard. HEVC standard achieves this video compression efficiency by using a number of new encoding tools. As it can be seen from the HEVC encoder block diagram shown in Fig. 1, one of these tools is the new deblocking filter algorithm. HEVC, same as the previous video compression standards, divides video frames into blocks and performs transform and quantization for each block separately. This causes correlation loss between blocks and discontinuities on the edges of blocks. Therefore, reconstructed frames suffer from blocking artifacts. Deblocking filter (DBF) improves the visual quality of decoded frames by reducing the visually disturbing blocking artifacts and discontinuities in a frame due to coarse quantization. Since the filtered frame is used as a reference frame for motion-compensated prediction of future frames, DBF also increases coding efficiency resulting in bit rate savings [4, 5, 6]. HEVC DBF algorithm is applied to each edge of all luma and chroma blocks in a Largest Coding Unit (LCU), a 64x64 pixel 1 This work was supported in part by the Scientific and Technological Research Council of Turkey (TUBITAK). E. Ozcan, Y. Adibelli, and I. Hamzaoglu are with Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey ( {eozcan, yadibelli, hamzaoglu}@sabanciuniv.edu). Contributed Paper Manuscript received 07/01/13 Current version published 09/25/13 Electronic version published 09/25/ /13/$ IEEE array, after inverse quantization and inverse transform [1, 6]. In order to decide whether DBF will be applied to an edge or not, the related pixels in the current and neighboring 16x16 Coding Units (CU) must be read from memory and processed. H.264 DBF algorithm has high computational complexity. H.264 DBF algorithm accounts for one-third of the computational complexity of an H.264 video decoder [4]. HEVC DBF algorithm also has high computational complexity. HEVC has higher computational complexity than H.264, and HEVC DBF algorithm accounts for one-fifth of the computational complexity of an HEVC video decoder [7]. Therefore, the first HEVC DBF hardware in the literature is proposed in [8]. In this paper, it is explained in more detail, more experimental results are given, and it is compared with H.264 DBF hardware in the literature. The proposed HEVC DBF hardware can be used as part of an HEVC video encoder or decoder. The proposed DBF hardware starts filtering the available edges after a new 64x64 LCU is ready. Two parallel datapaths are used in the proposed DBF hardware in order to increase its performance. The proposed DBF hardware is implemented in Verilog HDL. The Verilog RTL code is verified to work correctly on an FPGA board which includes an FPGA implemented in 40nm CMOS technology, external memory and interfaces such as DVI. The proposed HEVC DBF hardware can code 30 full HD () video frames per second. The rest of the paper is organized as follows. Section II presents a brief overview of HEVC DBF algorithm. Section III describes the proposed HEVC DBF hardware in detail. Section IV presents the implementation results. Finally, Section V presents the conclusions. II. HEVC DBF ALGORITHM HEVC DBF algorithm for an 8x8 block edge consisting of two segments is shown in Fig. 2. In HEVC, there is a quadtree structure [1]. Each video frame is divided into 64x64 LCUs in raster scan order, and each LCU is divided into 16x16 CUs as shown in Fig. 3. DBF is applied to edges of the 8x8 blocks in all 16x16 CUs. Each edge of an 8x8 block consists of 8 consecutive lines which are divided into two independent 4 line segments. Each line has 8 pixels along the edge. DBF can update up to 3 pixels in each direction that the filtering takes place. First, vertical edges are filtered. Then, horizontal edges are filtered. There are several conditions that determine whether a segment will be filtered or not. There are additional conditions that determine the strength of the filtering for 16x16 CU edges
2 E. Ozcan et al.: A High Performance Deblocking Filter Hardware for High Efficiency Video Coding 715 Fig. 1. High Efficiency Video Coding Encoder Block Diagram Fig. 2. HEVC Deblocking Filter Algorithm
3 716 IEEE Transactions on Consumer Electronics, Vol. 59, No. 3, August 2013 Since the decision process needs the first and fourth lines of each segment, input pixel memory is loaded with the pixels along the edge for subsequent filtering process. TABLE I CONDITIONS THAT DETERMINE BS Coding Modes and Conditions BS Fig. 3. Edge Processing Order that will be filtered. Strong or weak filtering can be applied to an edge depending on these conditions. Boundary strength (BS) parameter, quantization parameter (QP), β and tc threshold values and the values of the pixels in the edge determine the outcomes of these conditions, and the values of up to 3 pixels on both sides of an edge can be changed depending on the outcomes of these conditions. Every edge is assigned a BS value depending on the coding modes and conditions of 16x16 CUs. The strength of the filtering done for an edge is proportional to its BS value. BS value can be 0, 1, or 2. No filtering is done for the edges with a BS value of 0, whereas strongest filtering is done for edges with a BS value of 2. BS decision is critical, since excessive filtering may lead to unnecessary smoothing of the picture details whereas lack of filtering may leave blocking artifacts which would reduce visual quality. The conditions used for determining the BS value for an edge between two neighboring 16x16 CUs are summarized in Table I. III. PROPOSED HEVC DBF HARDWARE The proposed DBF hardware architecture is shown in Fig. 4. It includes two parallel datapaths, a control unit, a transpose memory, two input buffers to store the pixels in segment1 and segment2 of a CU, two and four internal s to store partially filtered pixels, and two output buffers to store the filtered output pixels. In order to process full HD video frames in real time, proposed DBF hardware reads 16 pixels in one clock cycle from external memory. Therefore, it fills the input pixel memory in 4 clock cycles. At least one of the blocks is Intra 2 At least one of the blocks has non-zero coded residual coefficient and boundary is a transform boundary Absolute differences between corresponding spatial motion vector components of the two blocks are >= 1 in units of integer pixels Motion compensated prediction for the two blocks refers to different reference pictures or the number of motion vectors is different for the two blocks Otherwise 0 Fig. 5. Pixels Stored in Top and Left Memories Fig. 4. Proposed HEVC DBF Hardware
4 E. Ozcan et al.: A High Performance Deblocking Filter Hardware for High Efficiency Video Coding 717 Fig. 6. Proposed HEVC DBF Datapath The proposed DBF hardware starts filtering as soon as 64x64 LCU is ready. The two datapaths filter two segments, segment1 and segment2, in parallel. Transpose memory is used to transpose the filtered pixels before they are stored to intermediate or output s. This allows accessing 16 pixels in one clock cycle from transpose memory and simplifies reading the pixels from intermediate s. If an LCU is located in the left frame boundary, its left edges are not filtered. This causes an irregularity, and therefore increases the complexity of the control unit. In order to avoid this irregularity and therefore simplify the control unit, frame is extended at left boundary for 4 pixels as shown in Fig. 5. These pixels and the BS values of these edges are assigned as zero in order to avoid filtering these edges without causing an irregularity in the control unit. Top and left memories are used to store the pixels in the leftmost and topmost edges of an LCU as shown in Fig. 5. In the MxN frame shown in Fig. 5, squares represent 64x64 LCUs and each LCU has sixteen 16x16 CUs. In order to filter an LCU, its top and left neighboring 4x64 and 64x4 blocks, shown as shaded small squares in Fig. 5, should be available. In order to reduce the amount of off-chip memory accesses and therefore reduce power consumption of the DBF hardware, top 64x4 blocks of all LCUs in a row of a frame, shown as lightly shaded small squares in Fig. 5, and left 4x64 blocks of the current LCU, shown as darkly shaded small squares in Fig. 5, are stored in on-chip memories. For full HD video frames, 1920x32/2 = 960x32 size 2 memories are used for storing top blocks, and 64x32/2 = 32x32 size 2 memories are used for storing left blocks. The proposed DBF datapath is shown in Fig. 6. It can process 4 pixels, which are selected by the first four multiplexers, in parallel to increase the performance. The proposed datapath implements both the decision and filtering parts of HEVC DBF algorithm. Comparator1 is used for implementing the decision part. Comparator2 is used for implementing Clip3 function. Comparator3 and Comparator4 are used for implementing Clip1Y function. The filtered pixels are stored in outreg register.
5 718 IEEE Transactions on Consumer Electronics, Vol. 59, No. 3, August 2013 IV. IMPLEMENTATION RESULTS The proposed HEVC DBF hardware is implemented in Verilog HDL. The implementation is verified with RTL simulations. RTL simulation results matched the results of a software model of the HEVC DBF algorithm. The Verilog RTL code is mapped to an FPGA implemented in 40nm CMOS technology. The FPGA implementation is verified to work correctly on an FPGA board which includes an FPGA implemented in 40nm CMOS technology, external memory and interfaces such as DVI. The FPGA implementation uses 5236 LUTs, 1547 DFFs and 8 BRAMs. BRAMs are implemented as dual-port block SelectRAMs. The FPGA implementation works at 108 MHz. It takes 7680 clock cycles in the worst-case to process an LCU. The FPGA implementation can process a full HD () video frame in 33.9 ms (480 LCUs x 7680 clock cycles per LCU x 9.2 ns clock cycle = 33.9 ms). Therefore, it can process 1000/33.9 = 30 full HD frames per second. Since HEVC DBF algorithm is highly adaptive, amounts of strong and weak filtering operations performed for block edges differ from frame to frame. The amounts of strong and weak filtering operations performed for five different video sequences are shown in Fig. 7. All video sequences are intra coded and quantization parameter (QP) is 42. An example unfiltered video frame and the same frame filtered by HEVC DBF algorithm are shown in Fig. 8. As it can be seen from Fig. 8, some of the blocking artifacts are reduced and some of them are totally removed. The power and energy consumptions of the FPGA implementation for several full HD () video frames are given in Table II. The power consumption results are estimated using a gate level power estimation tool. Post place & route timing simulations are performed for one frame of each video sequence at 50 MHz, and signal activities are stored in VCD files. These VCD files are used for estimating the power consumption of the FPGA implementation using the gate level power estimation tool. The Verilog RTL code of the proposed HEVC DBF hardware is also synthesized and place & routed to a standard cell library implemented in 90nm CMOS technology. The resulting ASIC implementation works at 86 MHz and its gate count is calculated as 16.4k, excluding on-chip memories, based on NAND (2x1) gate area. In HEVC DBF algorithm, the pixels in the neighboring edges of 8x8 blocks do not overlap. Since the pixels in the neighboring edges can be filtered in parallel, depending on the application requirements, large number of parallel datapaths can be used in an HEVC DBF hardware. The impact of parallel filtering on the proposed HEVC DBF hardware is shown in Table III. The clock frequency for all cases is 108 MHz. As the number of parallel datapaths (PD) in HEVC DBF hardware increases, its performance increases significantly. However, this increases its gate count and on-chip memory usage. 640 byte on-chip memory is used for processing 16x16 CUs, and each parallel datapath uses 32 byte on-chip transpose memory. Since this is the first HEVC DBF hardware in the literature, it is compared with the H.264 DBF hardware in the literature. In order to make a fair comparison, its implementation results for processing 16x16 CUs are given. The comparison results are given in Table IV. However, this comparison is not perfect because of the following differences between HEVC and H.264 DBF algorithms Clock Logic Signal BRAM Total Time (sec) Energy (mj) PD Strong Filter Weak Filter Bdrive Cactus Terrace Tennis Kimono1 Fig. 7. Strong and Weak Filter Amounts TABLE II POWER AND ENERGY CONSUMPTION RESULTS Basketball Drive Video Sequences Cactus Terrace Tennis Kimono TABLE III HEVC DBF HARDWARE SCALABILITY RESULTS Cycles/CU (worst case) Through put (CU/sec) k k k k k Through put (fps) 30 fps 43 fps 57 fps 72 fps 86 fps On-Chip Memory (Byte) Gate Count k k k k k
6 E. Ozcan et al.: A High Performance Deblocking Filter Hardware for High Efficiency Video Coding 719 (a) (b) Fig. 8. (a) Unfiltered Tennis () Video Frame (b) The Same Frame Filtered by HEVC DBF Algorithm DBF Hardware Proposed (2 parallel datapaths) Proposed (6 parallel datapaths) Technology FPGA (40 nm) FPGA (40 nm) Memory Type Cycles/MB (worst case) TABLE IV DBF HARDWARE COMPARISON Frequency (MHz) Throughput (MB/sec) k k Throughput (fps) 30 fps 86 fps On-Chip Memory (Byte) = = 832 Gate Count 16.4k (ASIC) 36.8k (ASIC) Huang [9] k 20 fps k Huang [9] k 14 fps k Sheng [10] k 28 fps 64x32 + 2x96x32 = k Shih [11] k 19 fps 160x = k Liu [12] k 49 fps 96x32 + 2Nx k Chao [13] k 2048xl fps 144x32 + 2x16x32 = k Shih [14] k 50 fps N 20.9k Tobajas [15] k 77 fps k Parlak [16] FPGA (0.13 um) k 352x fps k Lai [17] k 58 fps k Chung [18] k 63 fps k
7 720 IEEE Transactions on Consumer Electronics, Vol. 59, No. 3, August 2013 Since the block sizes, conditions used to determine whether an edge will be filtered or not, conditions used to determine the strength of the filtering that will be applied to an edge, and the amount of computations performed in filtering operations are different, the amount of computations performed by HEVC DBF hardware and H.264 DBF hardware will be different for the same video frames. In HEVC DBF algorithm, 53% of the operations are performed in the decision part, and because of the data dependencies most of these operations are performed sequentially. However, this is not the case for H.264 DBF algorithm. Since the pixels in neighboring edges can be filtered in parallel in HEVC DBF algorithm, HEVC DBF hardware can use large number of parallel datapaths. However, this is not the case for H.264 DBF hardware. Because, the pixels in the neighboring edges of 4x4 blocks overlap in H.264 DBF algorithm. V. CONCLUSION Since HEVC DBF algorithm has high computational complexity, in this paper, the first HEVC DBF hardware in the literature is proposed. Two parallel datapaths are used in the hardware in order to increase its performance. The proposed hardware is implemented in Verilog HDL. The Verilog RTL code is verified to work correctly on an FPGA board. The proposed HEVC DBF hardware can code 30 full HD () video frames per second. Therefore, it can be used in consumer electronics products that require a real-time HEVC encoder or decoder. REFERENCES [1] B. Bross, W.J. Han, J.R. Ohm, G.J. Sullivan, T. Wiegand, High Efficiency Video Coding (HEVC) Text Specification Draft 6, JCTVC- H1003, Nov [2] G. Correa, P. Assuncao, L. Agostini, L. A. Silva Cruz, Complexity Control of High Efficiency Video Encoders for Power Constrained Devices, IEEE Trans. on Consumer Electronics, vol.57, no. 4, Nov [3] E. Kalali, Y. Adibelli, I. Hamzaoglu, A High Performance and Low Energy Intra Prediction Hardware for High Efficiency Video Coding, Int. Conf. on Field Programmable Logic and Applications, Aug [4] P. List, A. Joch, J. Lainema, G. Bjøntegaard, M. Karczewicz, Adaptive Deblocking Filter, IEEE Trans. on CAS for Video Technology, vol. 13, July [5] Y. Adibelli, M. Parlak, I. Hamzaoglu, Energy Reduction Techniques for H.264 Deblocking Filter Hardware, IEEE Trans. on Consumer Electronics, vol. 57, no. 3, Aug [6] A. Norkin et al., HEVC Deblocking Filter, IEEE Trans. on CAS for Video Technology, vol. 22, no. 12, Dec [7] J. Vanne, M. Viitanen, T. D. Hamalainen, A. Hallapuro, Comparative Rate-Distortion-Complexity Analysis of HEVC and AVC Video Codecs, IEEE Trans. on CAS for Video Technology, vol. 22, no. 12, Dec [8] E. Ozcan, Y. Adibelli, I. Hamzaoglu, A High Performance Deblocking Filter Hardware for High Efficiency Video Coding, Int. Conference on Field Programmable Logic and Applications, Sept [9] Y.W. Huang, T.W. Chen, B.Y. Hsieh, T.C. Wang, T.H. Chang, L.G. Chen, Architecture design for deblocking filter in H.264/JVT/AVC, IEEE Int. Conf. on Multimedia and Expo., July [10] B. Sheng, W. Gao, D. Wu, An Implemented Architecture of Deblocking Filter for H.264/AVC, IEEE Int. Conf. on Image Processing, Oct [11] S. Y. Shih, C. R. Chang, Y. L. Lin, An AMBA- compliant deblocking filter IP for H.264/AVC, IEEE Int. Symp. on CAS, May [12] T. M. Liu, W. P. Lee, T. A. Lin, C. Y. Lee, A memoryefficient deblocking filter for H.264/AVC video coding, IEEE Int. Symp. on CAS, May [13] Y C. Chao, J. K. Lin, J. F. Yang, B. D. Liu, A high throughput and data reuse architecture for H.264/AVC deblocking filter, IEEE Asia South Pacific Conf. on CAS, Dec [14] S. Y. Shih, C. R. Chang, Y. L. Lin, A near optimal deblocking filter for H.264 advanced video coding, IEEE Asia South Pacific DAC, Jan [15] F. Tobajas, G. M. Callico, P.A. Perez, V. de Armas, R. Sarmiento, An Efficient Double-Filter Hardware Architecture for H.264/AVC Deblocking Filtering, IEEE Trans. on Consumer Electronics, vol. 54, no. 1, Feb [16] M. Parlak, I. Hamzaoglu, Low Power H.264 Deblocking Filter Hardware Implementations, IEEE Trans. on Consumer Electronics, vol. 54, no. 2, May [17] Y.-K. Lai et al., A Memory Interleaving and Interlacing Architecture for Deblocking Filter in H.264/AVC, IEEE Trans. on Consumer Electronics, vol. 56, no. 4, Nov [18] H.-C. Chung, Z.-Y. Chen, P.-C. Chang; Low Power Architecture Design and Hardware Implementations of Deblocking Filter in H.264/AVC, IEEE Trans. on Consumer Electronics, vol. 57, no. 2, May BIOGRAPHIES Erdem Ozcan received B.S. degree in Electronics Engineering from Sabanci University, Istanbul, Turkey in He is currently pursuing M.S. degree in Electronics Engineering at Sabanci University, Istanbul, Turkey. His research interests include digital hardware design for digital video processing and coding, and low power digital hardware design. Yusuf Adibelli received B.S. and M.S. degrees in Electronics Engineering from Fatih University, Istanbul, Turkey in 2005 and 2007 respectively. He received Ph.D. degree in Electronics Engineering at Sabanci University, Istanbul, Turkey in He is currently working as a Researcher at the Scientific and Technological Research Council of Turkey (TUBITAK). His research interests include digital hardware design for digital video processing and coding, and low power digital hardware design. Ilker Hamzaoglu (M 00-SM'12) received B.S. and M.S. degrees in Computer Engineering from Bogazici University, Istanbul, Turkey in 1991 and 1993 respectively. He received Ph.D. degree in Computer Science from University of Illinois at Urbana- Champaign, IL, USA in He worked as a Senior and Principle Staff Engineer at Multimedia Architecture Lab, Motorola Inc. in Schaumburg, IL, USA between August 1999 and August He is currently an Associate Professor at Sabanci University, Istanbul, Turkey where he is working as a Faculty Member since September His research interests include SoC ASIC and FPGA design for digital video processing and coding, low power digital SoC design, digital SoC verification and testing.
A Low Energy HEVC Inverse Transform Hardware
754 IEEE Transactions on Consumer Electronics, Vol. 60, No. 4, November 2014 A Low Energy HEVC Inverse Transform Hardware Ercan Kalali, Erdem Ozcan, Ozgun Mert Yalcinkaya, Ilker Hamzaoglu, Senior Member,
More informationA Low Power Implementation of H.264 Adaptive Deblocking Filter Algorithm
A Low Power Implementation of H.264 Adaptive Deblocking Filter Algorithm Mustafa Parlak and Ilker Hamzaoglu Faculty of Engineering and Natural Sciences Sabanci University, Tuzla, 34956, Istanbul, Turkey
More informationLow Power H.264 Deblocking Filter Hardware Implementations
808 IEEE Transactions on Consumer Electronics, Vol. 54, No. 2, MAY 2008 Low Power H.264 Deblocking Filter Hardware Implementations Mustafa Parlak and Ilker Hamzaoglu Abstract In this paper, we present
More informationA High Performance VLSI Architecture with Half Pel and Quarter Pel Interpolation for A Single Frame
I J C T A, 9(34) 2016, pp. 673-680 International Science Press A High Performance VLSI Architecture with Half Pel and Quarter Pel Interpolation for A Single Frame K. Priyadarshini 1 and D. Jackuline Moni
More informationA Novel Macroblock-Level Filtering Upsampling Architecture for H.264/AVC Scalable Extension
05-Silva-AF:05-Silva-AF 8/19/11 6:18 AM Page 43 A Novel Macroblock-Level Filtering Upsampling Architecture for H.264/AVC Scalable Extension T. L. da Silva 1, L. A. S. Cruz 2, and L. V. Agostini 3 1 Telecommunications
More informationWITH the demand of higher video quality, lower bit
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 16, NO. 8, AUGUST 2006 917 A High-Definition H.264/AVC Intra-Frame Codec IP for Digital Video and Still Camera Applications Chun-Wei
More informationCOMPLEXITY REDUCTION FOR HEVC INTRAFRAME LUMA MODE DECISION USING IMAGE STATISTICS AND NEURAL NETWORKS.
COMPLEXITY REDUCTION FOR HEVC INTRAFRAME LUMA MODE DECISION USING IMAGE STATISTICS AND NEURAL NETWORKS. DILIP PRASANNA KUMAR 1000786997 UNDER GUIDANCE OF DR. RAO UNIVERSITY OF TEXAS AT ARLINGTON. DEPT.
More informationAn Efficient Reduction of Area in Multistandard Transform Core
An Efficient Reduction of Area in Multistandard Transform Core A. Shanmuga Priya 1, Dr. T. K. Shanthi 2 1 PG scholar, Applied Electronics, Department of ECE, 2 Assosiate Professor, Department of ECE Thanthai
More informationMauricio Álvarez-Mesa ; Chi Ching Chi ; Ben Juurlink ; Valeri George ; Thomas Schierl Parallel video decoding in the emerging HEVC standard
Mauricio Álvarez-Mesa ; Chi Ching Chi ; Ben Juurlink ; Valeri George ; Thomas Schierl Parallel video decoding in the emerging HEVC standard Conference object, Postprint version This version is available
More informationInternational Journal for Research in Applied Science & Engineering Technology (IJRASET) Motion Compensation Techniques Adopted In HEVC
Motion Compensation Techniques Adopted In HEVC S.Mahesh 1, K.Balavani 2 M.Tech student in Bapatla Engineering College, Bapatla, Andahra Pradesh Assistant professor in Bapatla Engineering College, Bapatla,
More informationA CYCLES/MB H.264/AVC MOTION COMPENSATION ARCHITECTURE FOR QUAD-HD APPLICATIONS
9th European Signal Processing Conference (EUSIPCO 2) Barcelona, Spain, August 29 - September 2, 2 A 6-65 CYCLES/MB H.264/AVC MOTION COMPENSATION ARCHITECTURE FOR QUAD-HD APPLICATIONS Jinjia Zhou, Dajiang
More informationChapter 2 Introduction to
Chapter 2 Introduction to H.264/AVC H.264/AVC [1] is the newest video coding standard of the ITU-T Video Coding Experts Group (VCEG) and the ISO/IEC Moving Picture Experts Group (MPEG). The main improvements
More informationSelective Intra Prediction Mode Decision for H.264/AVC Encoders
Selective Intra Prediction Mode Decision for H.264/AVC Encoders Jun Sung Park, and Hyo Jung Song Abstract H.264/AVC offers a considerably higher improvement in coding efficiency compared to other compression
More informationModule 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur
Module 8 VIDEO CODING STANDARDS Lesson 27 H.264 standard Lesson Objectives At the end of this lesson, the students should be able to: 1. State the broad objectives of the H.264 standard. 2. List the improved
More informationFAST SPATIAL AND TEMPORAL CORRELATION-BASED REFERENCE PICTURE SELECTION
FAST SPATIAL AND TEMPORAL CORRELATION-BASED REFERENCE PICTURE SELECTION 1 YONGTAE KIM, 2 JAE-GON KIM, and 3 HAECHUL CHOI 1, 3 Hanbat National University, Department of Multimedia Engineering 2 Korea Aerospace
More informationWITH the rapid development of high-fidelity video services
896 IEEE SIGNAL PROCESSING LETTERS, VOL. 22, NO. 7, JULY 2015 An Efficient Frame-Content Based Intra Frame Rate Control for High Efficiency Video Coding Miaohui Wang, Student Member, IEEE, KingNgiNgan,
More informationHardware Implementation for the HEVC Fractional Motion Estimation Targeting Real-Time and Low-Energy
Hardware Implementation for the HEVC Fractional Motion Estimation Targeting Real-Time and Low-Energy Vladimir Afonso 1-2, Henrique Maich 1, Luan Audibert 1, Bruno Zatt 1, Marcelo Porto 1, Luciano Agostini
More informationExpress Letters. A Novel Four-Step Search Algorithm for Fast Block Motion Estimation
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 6, NO. 3, JUNE 1996 313 Express Letters A Novel Four-Step Search Algorithm for Fast Block Motion Estimation Lai-Man Po and Wing-Chung
More informationMotion Compensation Hardware Accelerator Architecture for H.264/AVC
Motion Compensation Hardware Accelerator Architecture for H.264/AVC Bruno Zatt 1, Valter Ferreira 1, Luciano Agostini 2, Flávio R. Wagner 1, Altamiro Susin 3, and Sergio Bampi 1 1 Informatics Institute
More informationProject Proposal Time Optimization of HEVC Encoder over X86 Processors using SIMD. Spring 2013 Multimedia Processing EE5359
Project Proposal Time Optimization of HEVC Encoder over X86 Processors using SIMD Spring 2013 Multimedia Processing Advisor: Dr. K. R. Rao Department of Electrical Engineering University of Texas, Arlington
More informationFast MBAFF/PAFF Motion Estimation and Mode Decision Scheme for H.264
Fast MBAFF/PAFF Motion Estimation and Mode Decision Scheme for H.264 Ju-Heon Seo, Sang-Mi Kim, Jong-Ki Han, Nonmember Abstract-- In the H.264, MBAFF (Macroblock adaptive frame/field) and PAFF (Picture
More informationDesign of Memory Based Implementation Using LUT Multiplier
Design of Memory Based Implementation Using LUT Multiplier Charan Kumar.k 1, S. Vikrama Narasimha Reddy 2, Neelima Koppala 3 1,2 M.Tech(VLSI) Student, 3 Assistant Professor, ECE Department, Sree Vidyanikethan
More informationA Low-Power 0.7-V H p Video Decoder
A Low-Power 0.7-V H.264 720p Video Decoder D. Finchelstein, V. Sze, M.E. Sinangil, Y. Koken, A.P. Chandrakasan A-SSCC 2008 Outline Motivation for low-power video decoders Low-power techniques pipelining
More informationOL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features
OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0 General Description Applications Features The OL_H264e core is a hardware implementation of the H.264 baseline video compression algorithm. The core
More informationTHE new video coding standard H.264/AVC [1] significantly
832 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 9, SEPTEMBER 2006 Architecture Design of Context-Based Adaptive Variable-Length Coding for H.264/AVC Tung-Chien Chen, Yu-Wen
More informationMemory interface design for AVS HD video encoder with Level C+ coding order
LETTER IEICE Electronics Express, Vol.14, No.12, 1 11 Memory interface design for AVS HD video encoder with Level C+ coding order Xiaofeng Huang 1a), Kaijin Wei 2, Guoqing Xiang 2, Huizhu Jia 2, and Don
More informationReduced complexity MPEG2 video post-processing for HD display
Downloaded from orbit.dtu.dk on: Dec 17, 2017 Reduced complexity MPEG2 video post-processing for HD display Virk, Kamran; Li, Huiying; Forchhammer, Søren Published in: IEEE International Conference on
More informationDesign of a Fast Multi-Reference Frame Integer Motion Estimator for H.264/AVC
http://dx.doi.org/10.5573/jsts.2013.13.5.430 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.5, OCTOBER, 2013 Design of a Fast Multi-Reference Frame Integer Motion Estimator for H.264/AVC Juwon
More informationOL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features
OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0 General Description Applications Features The OL_H264MCLD core is a hardware implementation of the H.264 baseline video compression
More informationALONG with the progressive device scaling, semiconductor
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 4, APRIL 2010 285 LUT Optimization for Memory-Based Computation Pramod Kumar Meher, Senior Member, IEEE Abstract Recently, we
More informationA Novel VLSI Architecture of Motion Compensation for Multiple Standards
A Novel VLSI Architecture of Motion Compensation for Multiple Standards Junhao Zheng, Wen Gao, Senior Member, IEEE, David Wu, and Don Xie Abstract Motion compensation (MC) is one of the most important
More informationUniversity of Bristol - Explore Bristol Research. Peer reviewed version. Link to published version (if available): /ISCAS.2005.
Wang, D., Canagarajah, CN., & Bull, DR. (2005). S frame design for multiple description video coding. In IEEE International Symposium on Circuits and Systems (ISCAS) Kobe, Japan (Vol. 3, pp. 19 - ). Institute
More informationA parallel HEVC encoder scheme based on Multi-core platform Shu Jun1,2,3,a, Hu Dong1,2,3,b
4th National Conference on Electrical, Electronics and Computer Engineering (NCEECE 2015) A parallel HEVC encoder scheme based on Multi-core platform Shu Jun1,2,3,a, Hu Dong1,2,3,b 1 Education Ministry
More informationInterim Report Time Optimization of HEVC Encoder over X86 Processors using SIMD. Spring 2013 Multimedia Processing EE5359
Interim Report Time Optimization of HEVC Encoder over X86 Processors using SIMD Spring 2013 Multimedia Processing Advisor: Dr. K. R. Rao Department of Electrical Engineering University of Texas, Arlington
More informationOverview: Video Coding Standards
Overview: Video Coding Standards Video coding standards: applications and common structure ITU-T Rec. H.261 ISO/IEC MPEG-1 ISO/IEC MPEG-2 State-of-the-art: H.264/AVC Video Coding Standards no. 1 Applications
More informationMULTI-CORE SOFTWARE ARCHITECTURE FOR THE SCALABLE HEVC DECODER. Wassim Hamidouche, Mickael Raulet and Olivier Déforges
2014 IEEE International Conference on Acoustic, Speech and Signal Processing (ICASSP) MULTI-CORE SOFTWARE ARCHITECTURE FOR THE SCALABLE HEVC DECODER Wassim Hamidouche, Mickael Raulet and Olivier Déforges
More informationAn efficient interpolation filter VLSI architecture for HEVC standard
Zhou et al. EURASIP Journal on Advances in Signal Processing (2015) 2015:95 DOI 10.1186/s13634-015-0284-0 RESEARCH An efficient interpolation filter VLSI architecture for HEVC standard Wei Zhou 1*, Xin
More informationIntroduction to Video Compression Techniques. Slides courtesy of Tay Vaughan Making Multimedia Work
Introduction to Video Compression Techniques Slides courtesy of Tay Vaughan Making Multimedia Work Agenda Video Compression Overview Motivation for creating standards What do the standards specify Brief
More informationPERCEPTUAL QUALITY OF H.264/AVC DEBLOCKING FILTER
PERCEPTUAL QUALITY OF H./AVC DEBLOCKING FILTER Y. Zhong, I. Richardson, A. Miller and Y. Zhao School of Enginnering, The Robert Gordon University, Schoolhill, Aberdeen, AB1 1FR, UK Phone: + 1, Fax: + 1,
More informationSCALABLE video coding (SVC) is currently being developed
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 16, NO. 7, JULY 2006 889 Fast Mode Decision Algorithm for Inter-Frame Coding in Fully Scalable Video Coding He Li, Z. G. Li, Senior
More informationA Fast Constant Coefficient Multiplier for the XC6200
A Fast Constant Coefficient Multiplier for the XC6200 Tom Kean, Bernie New and Bob Slous Xilinx Inc. Abstract. We discuss the design of a high performance constant coefficient multiplier on the Xilinx
More informationAuthors: Glenn Van Wallendael, Sebastiaan Van Leuven, Jan De Cock, Peter Lambert, Joeri Barbarien, Adrian Munteanu, and Rik Van de Walle
biblio.ugent.be The UGent Institutional Repository is the electronic archiving and dissemination platform for all UGent research publications. Ghent University has implemented a mandate stipulating that
More informationParallel Implementation of Sample Adaptive Offset Filtering Block for Low-Power HEVC Chip. Luis A. Fernández Lara
Parallel Implementation of Sample Adaptive Offset Filtering Block for Low-Power HEVC Chip by Luis A. Fernández Lara B.S., Massachusetts Institute of Technology (2014) Submitted to the Department of Electrical
More informationAn Efficient Low Bit-Rate Video-Coding Algorithm Focusing on Moving Regions
1128 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 11, NO. 10, OCTOBER 2001 An Efficient Low Bit-Rate Video-Coding Algorithm Focusing on Moving Regions Kwok-Wai Wong, Kin-Man Lam,
More informationThe Multistandard Full Hd Video-Codec Engine On Low Power Devices
The Multistandard Full Hd Video-Codec Engine On Low Power Devices B.Susma (M. Tech). Embedded Systems. Aurora s Technological & Research Institute. Hyderabad. B.Srinivas Asst. professor. ECE, Aurora s
More informationFRAME RATE BLOCK SELECTION APPROACH BASED DIGITAL WATER MARKING FOR EFFICIENT VIDEO AUTHENTICATION USING NETWORK CONDITIONS
FRAME RATE BLOCK SELECTION APPROACH BASED DIGITAL WATER MARKING FOR EFFICIENT VIDEO AUTHENTICATION USING NETWORK CONDITIONS A. Kirthika 1 and A. Senthilkumar 2 1 Department of Electronics and Communication
More informationTunneling High-Resolution Color Content through 4:2:0 HEVC and AVC Video Coding Systems
Tunneling High-Resolution Color Content through :2:0 HEVC and AVC Video Coding Systems Yongjun Wu, Sandeep Kanumuri, Yifu Zhang, Shyam Sadhwani, Gary J. Sullivan, and Henrique S. Malvar Microsoft Corporation
More informationVisual Communication at Limited Colour Display Capability
Visual Communication at Limited Colour Display Capability Yan Lu, Wen Gao and Feng Wu Abstract: A novel scheme for visual communication by means of mobile devices with limited colour display capability
More informationTHE USE OF forward error correction (FEC) in optical networks
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 461 A High-Speed Low-Complexity Reed Solomon Decoder for Optical Communications Hanho Lee, Member, IEEE Abstract
More informationA VLSI Architecture for Variable Block Size Video Motion Estimation
A VLSI Architecture for Variable Block Size Video Motion Estimation Yap, S. Y., & McCanny, J. (2004). A VLSI Architecture for Variable Block Size Video Motion Estimation. IEEE Transactions on Circuits
More informationImplementation of Memory Based Multiplication Using Micro wind Software
Implementation of Memory Based Multiplication Using Micro wind Software U.Palani 1, M.Sujith 2,P.Pugazhendiran 3 1 IFET College of Engineering, Department of Information Technology, Villupuram 2,3 IFET
More informationA video signal consists of a time sequence of images. Typical frame rates are 24, 25, 30, 50 and 60 images per seconds.
Video coding Concepts and notations. A video signal consists of a time sequence of images. Typical frame rates are 24, 25, 30, 50 and 60 images per seconds. Each image is either sent progressively (the
More informationAN IMPROVED ERROR CONCEALMENT STRATEGY DRIVEN BY SCENE MOTION PROPERTIES FOR H.264/AVC DECODERS
AN IMPROVED ERROR CONCEALMENT STRATEGY DRIVEN BY SCENE MOTION PROPERTIES FOR H.264/AVC DECODERS Susanna Spinsante, Ennio Gambi, Franco Chiaraluce Dipartimento di Elettronica, Intelligenza artificiale e
More informationTransactions Briefs. Interframe Bus Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 18, NO. 5, MAY 2010 831 Transactions Briefs Interframe Bus Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression
More informationQuarter-Pixel Accuracy Motion Estimation (ME) - A Novel ME Technique in HEVC
International Transaction of Electrical and Computer Engineers System, 2014, Vol. 2, No. 3, 107-113 Available online at http://pubs.sciepub.com/iteces/2/3/5 Science and Education Publishing DOI:10.12691/iteces-2-3-5
More informationIEEE TRANSACTIONS ON MULTIMEDIA, VOL. 19, NO. 3, MARCH GHEVC: An Efficient HEVC Decoder for Graphics Processing Units
IEEE TRANSACTIONS ON MULTIMEDIA, VOL. 19, NO. 3, MARCH 2017 459 GHEVC: An Efficient HEVC Decoder for Graphics Processing Units Diego F. de Souza, Student Member, IEEE, Aleksandar Ilic, Member, IEEE, Nuno
More informationH.264/AVC Baseline Profile Decoder Complexity Analysis
704 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 13, NO. 7, JULY 2003 H.264/AVC Baseline Profile Decoder Complexity Analysis Michael Horowitz, Anthony Joch, Faouzi Kossentini, Senior
More informationMemory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion
Memory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion Asmar A Khan and Shahid Masud Department of Computer Science and Engineering Lahore University of Management Sciences Opp Sector-U,
More informationProject Proposal: Sub pixel motion estimation for side information generation in Wyner- Ziv decoder.
EE 5359 MULTIMEDIA PROCESSING Subrahmanya Maira Venkatrav 1000615952 Project Proposal: Sub pixel motion estimation for side information generation in Wyner- Ziv decoder. Wyner-Ziv(WZ) encoder is a low
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationAlgorithm and architecture design of the motion estimation for the H.265/HEVC 4K-UHD encoder
J Real-Time Image Proc (216) 12:517 529 DOI 1.17/s11554-15-516-4 SPECIAL ISSUE PAPER Algorithm and architecture design of the motion estimation for the H.265/HEVC 4K-UHD encoder Grzegorz Pastuszak Maciej
More informationInvestigation of Look-Up Table Based FPGAs Using Various IDCT Architectures
Investigation of Look-Up Table Based FPGAs Using Various IDCT Architectures Jörn Gause Abstract This paper presents an investigation of Look-Up Table (LUT) based Field Programmable Gate Arrays (FPGAs)
More informationImplementation of an MPEG Codec on the Tilera TM 64 Processor
1 Implementation of an MPEG Codec on the Tilera TM 64 Processor Whitney Flohr Supervisor: Mark Franklin, Ed Richter Department of Electrical and Systems Engineering Washington University in St. Louis Fall
More informationLossless Compression Algorithms for Direct- Write Lithography Systems
Lossless Compression Algorithms for Direct- Write Lithography Systems Hsin-I Liu Video and Image Processing Lab Department of Electrical Engineering and Computer Science University of California at Berkeley
More informationLUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE
LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE S.Basi Reddy* 1, K.Sreenivasa Rao 2 1 M.Tech Student, VLSI System Design, Annamacharya Institute of Technology & Sciences (Autonomous), Rajampet (A.P),
More informationAnalysis of Packet Loss for Compressed Video: Does Burst-Length Matter?
Analysis of Packet Loss for Compressed Video: Does Burst-Length Matter? Yi J. Liang 1, John G. Apostolopoulos, Bernd Girod 1 Mobile and Media Systems Laboratory HP Laboratories Palo Alto HPL-22-331 November
More informationFinal Report Time Optimization of HEVC Encoder over X86 Processors using SIMD. Spring 2013 Multimedia Processing EE5359
Final Report Time Optimization of HEVC Encoder over X86 Processors using SIMD Spring 2013 Multimedia Processing Advisor: Dr. K. R. Rao Department of Electrical Engineering University of Texas, Arlington
More informationJoint Algorithm-Architecture Optimization of CABAC
Noname manuscript No. (will be inserted by the editor) Joint Algorithm-Architecture Optimization of CABAC Vivienne Sze Anantha P. Chandrakasan Received: date / Accepted: date Abstract This paper uses joint
More informationPerformance and Energy Consumption Analysis of the X265 Video Encoder
Performance and Energy Consumption Analysis of the X265 Video Encoder Dieison Silveira 1,3, Marcelo Porto 2 and Sergio Bampi 1 1 Federal University of Rio Grande do Sul - INF-UFRGS - Graduate Program in
More informationA Novel Architecture of LUT Design Optimization for DSP Applications
A Novel Architecture of LUT Design Optimization for DSP Applications O. Anjaneyulu 1, Parsha Srikanth 2 & C. V. Krishna Reddy 3 1&2 KITS, Warangal, 3 NNRESGI, Hyderabad E-mail : anjaneyulu_o@yahoo.com
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationInterframe Bus Encoding Technique for Low Power Video Compression
Interframe Bus Encoding Technique for Low Power Video Compression Asral Bahari, Tughrul Arslan and Ahmet T. Erdogan School of Engineering and Electronics, University of Edinburgh United Kingdom Email:
More informationVideo coding standards
Video coding standards Video signals represent sequences of images or frames which can be transmitted with a rate from 5 to 60 frames per second (fps), that provides the illusion of motion in the displayed
More informationInterframe Bus Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression
Interframe Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression Asral Bahari, Tughrul Arslan and Ahmet T. Erdogan Abstract In this paper, we propose an implementation of a data encoder
More informationA QFHD 30 fps HEVC Decoder Design
9035 1 A QFHD 30 fps HEVC Decoder Design Pai-Tse Chiang, Yi-Ching Ting, Hsuan-Ku Chen, Shiau-Yu Jou, I-Wen Chen, Hang-Chiu Fang and Tian-Sheuan Chang, Senior Member, IEEE, Abstract The HEVC video standard
More informationUniversity of Bristol - Explore Bristol Research. Peer reviewed version. Link to published version (if available): /ICASSP.2016.
Hosking, B., Agrafiotis, D., Bull, D., & Easton, N. (2016). An adaptive resolution rate control method for intra coding in HEVC. In 2016 IEEE International Conference on Acoustics, Speech and Signal Processing
More informationStudy of AVS China Part 7 for Mobile Applications. By Jay Mehta EE 5359 Multimedia Processing Spring 2010
Study of AVS China Part 7 for Mobile Applications By Jay Mehta EE 5359 Multimedia Processing Spring 2010 1 Contents Parts and profiles of AVS Standard Introduction to Audio Video Standard for Mobile Applications
More informationHIGH Efficiency Video Coding (HEVC) version 1 was
1 An HEVC-based Screen Content Coding Scheme Bin Li and Jizheng Xu Abstract This document presents an efficient screen content coding scheme based on HEVC framework. The major techniques in the scheme
More informationFast thumbnail generation for MPEG video by using a multiple-symbol lookup table
48 3, 376 March 29 Fast thumbnail generation for MPEG video by using a multiple-symbol lookup table Myounghoon Kim Hoonjae Lee Ja-Cheon Yoon Korea University Department of Electronics and Computer Engineering,
More informationFast Mode Decision Algorithm for Intra prediction in H.264/AVC Video Coding
356 IJCSNS International Journal of Computer Science and Network Security, VOL.7 No.1, January 27 Fast Mode Decision Algorithm for Intra prediction in H.264/AVC Video Coding Abderrahmane Elyousfi 12, Ahmed
More informationImplementation and Analysis of Area Efficient Architectures for CSLA by using CLA
Volume-6, Issue-3, May-June 2016 International Journal of Engineering and Management Research Page Number: 753-757 Implementation and Analysis of Area Efficient Architectures for CSLA by using CLA Anshu
More informationPHASE-LOCKED loops (PLLs) are widely used in many
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 5, MAY 2005 233 A Portable Digitally Controlled Oscillator Using Novel Varactors Pao-Lung Chen, Ching-Che Chung, and Chen-Yi Lee
More information128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY
128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY 1 Mrs.K.K. Varalaxmi, M.Tech, Assoc. Professor, ECE Department, 1varuhello@Gmail.Com 2 Shaik Shamshad
More informationColor Image Compression Using Colorization Based On Coding Technique
Color Image Compression Using Colorization Based On Coding Technique D.P.Kawade 1, Prof. S.N.Rawat 2 1,2 Department of Electronics and Telecommunication, Bhivarabai Sawant Institute of Technology and Research
More informationDecoder Hardware Architecture for HEVC
Decoder Hardware Architecture for HEVC The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published Publisher Tikekar, Mehul,
More informationConference object, Postprint version This version is available at
Benjamin Bross, Valeri George, Mauricio Alvarez-Mesay, Tobias Mayer, Chi Ching Chi, Jens Brandenburg, Thomas Schierl, Detlev Marpe, Ben Juurlink HEVC performance and complexity for K video Conference object,
More informationHEVC Real-time Decoding
HEVC Real-time Decoding Benjamin Bross a, Mauricio Alvarez-Mesa a,b, Valeri George a, Chi-Ching Chi a,b, Tobias Mayer a, Ben Juurlink b, and Thomas Schierl a a Image Processing Department, Fraunhofer Institute
More informationA robust video encoding scheme to enhance error concealment of intra frames
Loughborough University Institutional Repository A robust video encoding scheme to enhance error concealment of intra frames This item was submitted to Loughborough University's Institutional Repository
More informationVideo Compression - From Concepts to the H.264/AVC Standard
PROC. OF THE IEEE, DEC. 2004 1 Video Compression - From Concepts to the H.264/AVC Standard GARY J. SULLIVAN, SENIOR MEMBER, IEEE, AND THOMAS WIEGAND Invited Paper Abstract Over the last one and a half
More informationProject Interim Report
Project Interim Report Coding Efficiency and Computational Complexity of Video Coding Standards-Including High Efficiency Video Coding (HEVC) Spring 2014 Multimedia Processing EE 5359 Advisor: Dr. K. R.
More informationSignal Processing: Image Communication
Signal Processing: Image Communication 29 (2014) 935 944 Contents lists available at ScienceDirect Signal Processing: Image Communication journal homepage: www.elsevier.com/locate/image Fast intra-encoding
More informationVariable Block-Size Transforms for H.264/AVC
604 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 13, NO. 7, JULY 2003 Variable Block-Size Transforms for H.264/AVC Mathias Wien, Member, IEEE Abstract A concept for variable block-size
More informationarxiv: v2 [cs.mm] 17 Jan 2018
Predicting Chroma from Luma in AV1 arxiv:1711.03951v2 [cs.mm] 17 Jan 2018 Luc N. Trudeau, Nathan E. Egge, and David Barr Mozilla Xiph.Org Foundation 331 E Evelyn Ave 21 College Hill Road Mountain View,
More informationLUT Optimization for Memory Based Computation using Modified OMS Technique
LUT Optimization for Memory Based Computation using Modified OMS Technique Indrajit Shankar Acharya & Ruhan Bevi Dept. of ECE, SRM University, Chennai, India E-mail : indrajitac123@gmail.com, ruhanmady@yahoo.co.in
More informationFPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique
FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique Dr. Dhafir A. Alneema (1) Yahya Taher Qassim (2) Lecturer Assistant Lecturer Computer Engineering Dept.
More informationAnalysis of the Intra Predictions in H.265/HEVC
Applied Mathematical Sciences, vol. 8, 2014, no. 148, 7389-7408 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ams.2014.49750 Analysis of the Intra Predictions in H.265/HEVC Roman I. Chernyak
More informationReal-time SHVC Software Decoding with Multi-threaded Parallel Processing
Real-time SHVC Software Decoding with Multi-threaded Parallel Processing Srinivas Gudumasu a, Yuwen He b, Yan Ye b, Yong He b, Eun-Seok Ryu c, Jie Dong b, Xiaoyu Xiu b a Aricent Technologies, Okkiyam Thuraipakkam,
More informationInternational Journal of Engineering Trends and Technology (IJETT) - Volume4 Issue8- August 2013
International Journal of Engineering Trends and Technology (IJETT) - Volume4 Issue8- August 2013 Design and Implementation of an Enhanced LUT System in Security Based Computation dama.dhanalakshmi 1, K.Annapurna
More informationThe H.263+ Video Coding Standard: Complexity and Performance
The H.263+ Video Coding Standard: Complexity and Performance Berna Erol (bernae@ee.ubc.ca), Michael Gallant (mikeg@ee.ubc.ca), Guy C t (guyc@ee.ubc.ca), and Faouzi Kossentini (faouzi@ee.ubc.ca) Department
More informationAn FPGA Implementation of Shift Register Using Pulsed Latches
An FPGA Implementation of Shift Register Using Pulsed Latches Shiny Panimalar.S, T.Nisha Priscilla, Associate Professor, Department of ECE, MAMCET, Tiruchirappalli, India PG Scholar, Department of ECE,
More information