IMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ

Size: px
Start display at page:

Download "IMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ"

Transcription

1 IMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ By HAN JO KIM A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF DOCTOR OF PHILOSOPHY UNIVERSITY OF FLORIDA 2005

2 Copyright 2005 by Han Jo Kim

3 I dedicate my dissertation to all of my family members... father Muho, mother Hwabong, sister Suyeon, brother Hanjin

4 ACKNOWLEDGMENTS It s been hard, tough seven years in Gainesville. But I was able to survive and now I finally graduate. I want to thank Dr. John Shea, Dr. Tan Wong, and all of my committee members for their academic advice. Especially, I could not have produced the research described in this dissertation without Dr. Shea s mentoring and instruction. I also thank all my lab colleagues and wish them a bright future. This dissertation is a fruit of not only my research but also my family s support. My parents supported me consistently both financially and mentally throughout my life. I can not find any way to thank them too much. iv

5 TABLE OF CONTENTS page ACKNOWLEDGMENTS iv LIST OF TABLES vii LIST OF FIGURES ABSTRACT viii xi CHAPTER 1 INTRODUCTION Improving The performance of Turbo-Like Codes Through Code Design Turbo Codes Turbo-Like Codes Concatenated Turbo Codes Analysis of Turbo Codes Design and Analysis of RPCC+Turbo Codes Improving Turbo Codes Through Hybrid ARQ Introduction to HARQ Schemes HyBrid ARQ with Turbo Codes Reliability-Based Hybrid ARQ Reliability-Based Hybrid ARQ with Turbo Codes Outline IMPROVING THE PERFORMANCE OF TURBO CODES THROUGH CODE DESIGN Introduction System Model Weight Spectrum-Based Performance Analysis Code Design Based on Weight Spectrum-Based Analysis Density Evolution-Based Performance Analysis Code Design Based on Density Evolution-Based Analysis Analysis on Effect of Different Constituent Code for Inner Turbo Code Analysis on Effect of Unequal Energy for Systematic and Parity Symbols v

6 3 IMPROVING THE PERFORMANCE OF TURBO CODES THROUGH HARQ Introduction System Model RB-HARQ with Various Retransmission Schemes RB-HARQ with Fixed Retransmission Size RB-HARQ with Various Retransmission Size HARQ with Rate Adaptation DESIGNING CONVOLUTIONAL TURBO CODES THROUGH HARQ Introduction System Model CTC with Unpunctured Convolutional Codes CTC with Punctured Convolutional Codes CTC with Asymmetric Constituent Codes CONCLUSIONS REFERENCES BIOGRAPHICAL SKETCH vi

7 LIST OF TABLES Table page 3.1 Performance of various retransmission schemes Average value of soft output at the various rates and E s /N Target rate for rate adaptation schemes Total decoder complexity of CTC with different constituent code vii

8 LIST OF FIGURES Figure page 1.1 A rate 1/3 turbo code encoder and decoder Regions of convergence for turbo decoder Serial-concatenated convolutional system a)encoder b)decoder Concatenated coding scheme with turbo inner code and rectangular parity check outer code Performance of typical memory-2 turbo codes and RPCC+turbo codes Performance of typical memory-3 turbo codes and RPCC+turbo codes Performance of typical memory-4 turbo codes and RPCC+turbo codes Comparison of performance for best turbo codes and RPCC+turbo codes of memory 2, 3, and Iterative turbo decoder (5,7) turbo code density evolution Decoder convergence comparison between (5,7) and (15,13) turbo code Decoder of RPCC+turbo code RPCC+turbo decoder Decoder convergence comparison between turbo code and RPCC+turbo code (constituent code (15,13)) Decoder convergence comparison for memory-2 codes (constituent code (5,7), (7,5) and (5,3)) Block error probability vs iterations for memory-2 codes (constituent code (5,7) and (7,5)) Decoder convergence comparison for memory-3 codes (constituent code (15,13), (13,15), and (13,17)) Block error probability vs iterations for memory-3 codes (constituent code (15,13) and (13,17)) viii

9 2.16 Decoder convergence comparison for memory-4 codes (constituent code (21,37), (33,23), (37,22), and (33,31)) Block error probability vs iterations for memory-4 codes (constituent code (37,22) and (33,23)) Decoder convergence comparison for constituent code (5,7),(13,17), and (37,22) Block error probability vs iterations for various constituent codes Decoder convergence comparison for first energy allocation method for different ρ (constituent code (13,17)) Decoder convergence comparison for second energy allocation method for different ρ1 (constituent code (13,17)) Decoder convergence comparison for ρ = 0.6 (constituent code (13,17)) Probability of bit error by reliability rank for rate 1/3 RPCC+turbo code Hybrid-ARQ system Estimated number of bit errors versus actual number of bit errors for a block of 2500 bits Mean of the soft output versus the percentage of bit errors for a block of 2500 bits (RPCC+turbo code) Mean of the soft output versus the percentage of bit errors for a block of 1024 bits (Turbo code) Percentage of bits to request based on τ and the mean of soft output of error packet Percentage of bits to request based on τ and the mean of soft output of error packet Throughput for example RB-HARQ system using RPCC+turbo code RB-HARQ performance with RPCC+turbo code, 4 retransmissions of 2.1% incremental redundancy each RB-HARQ performance for different retransmission schemes RB-HARQ performance for different retransmission schemes Throughput for conventional and RB-HARQ Packet error probability for various RB-HARQ schemes with rate adaptation and rate adaptation scheme without RB-HARQ ix

10 3.14 Total number of retransmission for various RB-HARQ schemes with rate adaptation and rate adaptation scheme without RB-HARQ Total number of retransmitted bits for various RB-HARQ schemes with rate adaptation and rate adaptation scheme without RB-HARQ (After the first rate adaptation) Throughput for various RB-HARQ schemes with rate adaptation and rate adaptation scheme without RB-HARQ CTC system Separate interleaving and encoding scheme Packet error probability for different schemes (10% retransmission) Packet error probability for different schemes (50% retransmission) Upper bound of packet error probability for random-harq, normal interleaving and encoding scheme Upper bound of packet error probability for random HARQ, separate interleaving and encoding scheme Performance of punctured symmetric CTC with different initial rate Performance of punctured symmetric CTC Throughput efficiency of CTC and punctured turbo code with ARQ, fixed number (5) of turbo decoder iterations Throughput efficiency of CTC and punctured turbo code with ARQ Performance of punctured asymmetric CTC with different constituent code. 65 x

11 Abstract of Dissertation Presented to the Graduate School of the University of Florida in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy IMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ By Han Jo Kim December 2005 Chair: John M. Shea Major Department: Electrical and Computer Engineering We consider techniques to improve the performance of coded communication systems. Turbo codes have been shown to provide performance close to the channel capacity for long block sizes. The performance of turbo codes can be improved through several different techniques including code concatenation, automatic repeat request (ARQ) and rate adaptation. We first investigate techniques to evaluate the performance of turbo-like codes and design better codes. Then, we identify techniques to further improve the performance of turbo codes through code concatenation and hybrid ARQ. The performance of serialconcatenated codes that utilize turbo code as inner codes and rectangular parity check code (RPCC) as outer codes is investigated with reliability-based hybrid ARQ (RB-HARQ). Also, we investigate the performance of turbo codes with RB-HARQ and rate adaptation. The results show that these reliability-based hybrid ARQ techniques can provide significant performance gains. Finally, we propose a new HARQ approach that has the potential to reduce decoding complexity and increase performance at high signal-to-noise ratios. xi

12 CHAPTER 1 INTRODUCTION In this work, we consider two techniques to improve the performance of turbo codes. In the first technique, we address the relatively high error floor of turbo codes by concatenating turbo codes with high-rate outer codes based on single parity-check codes. The second technique uses hybrid ARQ to address decoding errors from both low-weight error events and decoder nonconvergence. The hybrid ARQ techniques use reliability information generated in the turbo decoding process to adapt the retransmission. In Section 1.1, we introduce turbo codes and related concatenated coding schemes, then briefly introduce techniques that we will use in this work for the design and analysis of such codes. In Section 1.2, we introduce hybrid automatic repeat request (ARQ) schemes and previous work on applying hybrid ARQ with turbo codes. Then we briefly discuss the application of reliability-based hybrid ARQ (RB-HARQ) with turbo codes. 1.1 Improving The performance of Turbo-Like Codes Through Code Design Turbo Codes Parallel-concatenated convolutional codes (PCCCs), also known as turbo codes, were first introduced by Berrou, Galvieux and Thitimajshima in 1993 [1] and have been shown to offer near-capacity performance for large block sizes. This turbo code is constructed by parallel concatenation of two or more convolutional constituent codes with an interleaver. Encoder and decoder for rate 1/3 turbo code are illustrated in Figure 1.1. One of the key advantages of turbo codes is that they can be decoded by a practical decoding scheme for which the decoding complexity only grows linearly in the length of the code. In general, the complexity of maximum-likelihood (ML) decoding grows exponentially in the length of the code. For the turbo code, ML decoding is generally not feasible, but performance close to the ML decoder is possible if the signal-to-noise ratio 1

13 2 a) Information Bits Encoder 1 Recursive Convolutional Code Interleaver Recursive Convolutional Code Encoder 2 b) Systematic Bits Parity 1 Decoder 1 MAP Decoder L 12 Interleaver Interleaver Decoder 2 MAP Decoder Parity 2 L 21 Deinterleaver Decision L 12 : Extrinsic Information from decoder 1 to decoder 2 L 21 : Extrinsic Information from decoder 2 to decoder 1 Figure 1.1: A rate 1/3 turbo code encoder and decoder. is high enough by using an interative maximum a posteriori (MAP) decoder, as shown in Figure 1.1b. This decoder iterates between decoders for the two constituent codes to successively refine the estimate of the codeword. Each constituent decoder is typically a variant of the BCJR MAP decoder for convolutional codes [2]. The performance of a turbo code with iterative decoding can be broken down into three regions, as illustrated in Figure 1.2. At high E b /N 0, the performance of turbo codes with iterative decoding is limited by low-weight error events [3]. This region is known as the error-floor. Common constraints in communication systems such as low-complexity constituent codes, small interleaver sizes, and a low number of decoder iterations result in higher error probabilities in the error-floor region. In the nonconvergence region, which

14 Probability of Block Error Nonconvergence region Waterfall region Error-floor region Simulation Analysis E b / N 0 Figure 1.2: Regions of convergence for turbo decoder. occurs at very low E b /N 0, the decoder is almost never able to decode the block correctly. In the waterfall region, which lies in between the nonconvergence and error-floor regions, the decoder is only able to find the ML codeword some of the time. In the nonconvergence and waterfall regions, the performance is not limited by the code, but rather by the failure of the decoder to converge to the ML solution. This decoder failure is linked to fixed points of the decoding algorithm [4, 5] Turbo-Like Codes Besides parallel concatenation of convolutional codes, many other ways to construct turbo-like concatenated codes have been proposed. Here we refer to any concatenated code that employs iterative decoding as a turbo-like code. Block turbo codes (BTCs) and serial-concatenated convolutional codes (SCCCs) are well known examples of turbo-like codes. Block turbo codes use block codes as constituent codes instead of convolutional codes [6]. Typically the block codes are used to form a product code. However, we note that the product code construction is equivalent to a parallel concatenated code with rectangular interleaving on the information bits between two block encoders. Some of the claims [7] for BTCs are that they can be constructed with a large minimum distance

15 4 a) Information Bits Recursive Convolutional Code Outer Encoder Interleaver Recursive Convolutional Code Inner Encoder b) Inner MAP Decoder Extrinsic Information Interleaver Outer MAP Decoder Decision Deinterleaver Extrinsic Information Figure 1.3: Serial-concatenated convolutional system a)encoder b)decoder. from constituent codes of low complexity, and they offer a good compromise between complexity and performance. An alternative to using a parallel-concatenated code is to use a serial-concatenated code. Serial-concatenated convolutional codes (SCCCs) were proposed by Benedetto et al. [8]. The basic structure of the SCCC encoder and decoder is illustrated in Figure 1.3. The primary advantage of SCCCs is that the serial concatenation generally results in high minimum distances for the codes, and hence the slopes of the asymptotic error probabilities (error floors) are much steeper. However the convergence of the decoder for SCCCs is usually much worse than PCCCs, requiring a higher E b /N 0 to operate in the waterfall or error-floor regions Concatenated Turbo Codes Since the introduction of the original turbo code, several authors have made efforts to improve the performance of turbo codes by using a turbo code as an inner code in a serialconcatenated coding structure [9-15]. Some of the outer codes that have been considered are BCH codes [9,11-14]and Reed-Solomon (RS) codes [10,15]. The primary purpose of

16 5 the outer code is to correct the low-weight error events that are typically associated with the error floor, thus improving the asymptotic error performance. There are several disadvantages for using an outer code with an inner turbo code. To avoid reducing the performance of the turbo code, the outer code must have high rate. Let E b /N 0 denote the energy per information bit and E c /N 0 denote the energy per coded bit. Then E c = R c E b, where R c is the rate of the overall concatenated code. In serial concatenation of an inner code with an outer code, let the code rates for the outer and inner codes be denoted by R O and R I, respectively. When the outer code rate is R O < 1, the overall code rate will decrease and causes a decrease in the performance of the turbo code. The reduction in E c /N 0 caused by the use of the outer code is referred to as the rate penalty, which in db is given by 10 log 10 R O. We can employ high-rate BCH outer codes and Reed-Solomon outer codes, but only at the expense of large block length. The rate penalty can be reduced through selective concatenation [12, 13], which uses the outer code only to protect some set of bits that are most likely in low-weight error patterns. An additional disadvantage of these codes is that the soft-decision decoders for these codes require significantly higher complexity than typical algebraic decoders of these codes. Shea [16] proposed the use of a simple rectangular parity-check code (RPCC) as an outer code with an inner turbo code. These codes have the benefits of high rate (low rate penalty) and very simple soft-decision decoders. Shea [16] has shown that these codes have sufficient error-correction capability to dramatically reduce the error floor. More detailed discussion of these codes is deferred until Chapter Analysis of Turbo Codes There are two effective techniques to analyze the performance of a concatenated coding system. One is error probability analysis based on the input-output weight enumerating functions (IOWEFs) of the codes [17, 18]. Another is decoder convergence analysis using density evolution [19-21] or EXIT carts [22, 23]. These latter techniques are based on tracking the improvement of the extrinsic information across decoder iterations.

17 In error probability analysis, the IOWEF for the turbo code is calculated from the IOWEF for the recursive convolutional codes, which are in turn found by computer searches or transfer function techniques [18]. Then the error probabilities can be calculated using bounds. The most commonly used bound is the standard union bound. As in [18, 24], we can approximate the bit error probability by ( ) x w P b x W w 2dmin RE b Q w=1 N 0 e (d minre b /N 0 ) A P C w (Z, x) W =Z=e ( RE b /N 0 ). (1.1) 6 Here, w is the input weight, x is the information block length, d min is the minimum distance, R is the rate of the PCCC, and A P w C (Z, x) is the conditional WEF of the PCCC. The bounds generated in this way diverge around the cutoff rate. Here cutoff rate actually refers to the minimum E b /N 0 that provides a cutoff rate greater than the code rate. As the waterfall region for turbo codes may occur at E b /N 0 lower than the cutoff rate, the error probability bounds are typically only useful for predicting performance in the error floor region. Density evolution [19-21] can be used to analyze the convergence of the decoder in iterative soft-input, soft-output (SISO) decoding. In iterative decoding, the extrinsic information of the decoder improves as the iterations progress. Density evolution can measure this improvement quantitatively. In a coding system, if the interleaver is very large and random, then the extrinsic information of the bits is approximately independent and identically distributed. We define the signal-to-noise ratio of the extrinsic information as SNR = µ 2 /σ 2, where µ and σ is mean and variance of the extrinsic information. At every iteration, the input SNR of one decoder is equal to the output SNR of the other decoder. The convergence of the decoder can be analyzed graphically by plotting the input and output SNRs for the two decoders on a single graph.

18 Design and Analysis of RPCC+Turbo Codes We consider strategies to optimize the performance of serial-concatenated codes that use turbo inner codes and RPCC outer codes. We refer to these as RPCC+turbo codes. We first investigate the impact on the asymptotic performance (the error floor) of the choice of turbo code. Then we use density evolution to investigate the effect of different turbo codes on decoder convergence. Finally, we propose a strategy to adjust the relative energy of the systematic and parity symbols in order to shape the density evolution curves. We investigate the effects of these energy changes through density evolution and simulation. 1.2 Improving Turbo Codes Through Hybrid ARQ Introduction to HARQ Schemes Forward error correction (FEC) and automatic repeat request (ARQ) are two fundamental error-control techniques used in communication systems. Both error control techniques have some drawbacks. A drawback of ARQ is that the throughput of the system decreases rapidly as the channel error rate increases. In a FEC system, it is difficult to achieve both high system reliability and high throughput. To avoid errors in decoding, a low code rate may be required, which reduces throughput. To overcome the drawbacks of these systems, hybrid ARQ (HARQ) is proposed by Burton and Sullivan [25] and Rocher and Pickholtz [26]. Hybrid ARQ is combination of the two fundamental error-control techniques. A HARQ scheme can provide higher reliability and throughput than either scheme alone [27, 28]. Hybrid ARQ schemes can be divided into three categories: type-i, type-ii and type-iii [28, 29]. These three types of HARQ are classified based on what kind of bits are requested, retransmitted and decoded. When an uncorrectable error pattern is detected in the received information, a type-i hybrid ARQ scheme discards the whole received packet and requests retransmission of the same packet until successful decoding is accomplished [25, 26]. HARQ schemes based on the Viterbi algorithm and convolutional codes with sequential decoding are introduced by Yamamoto and Itoh [30] and Drukarev and Costello Jr. [31],

19 8 respectively. In type-ii HARQ, when an error is detected, the original received information packet is kept and a parity packet is requested. These two packets are used to do error-correction decoding. If decoding still fails, the receiver requests either the original information or parity packet depending on the retransmission strategy. This retransmitted packet is combined with the previously received packet and then error-correction decoding is performed again. These request and combine continues until successful decoding is accomplished [28]. All received packets are used for decoding in type-ii HARQ but not in type-i HARQ. Type-II HARQ is applied to systems using Reed-Solomon (RS) and Reed- Muller (RM) by Pursley and Sandberg [32] and Wicker and Bartz [33, 34], respectively. Hybrid ARQ with rate compatible punctured codes (RCPCs) based system is introduced by Hagenauer [35]. Many type-ii HARQ schemes are developed based on incremental parity retransmission [36-38]. Type-III hybrid ARQ is a variation of type-ii HARQ [29]. In type-iii HARQ, a complementary punctured convolutional (CPC) code is used to offer redundancy for correct decoding. Every retransmission in type-iii HARQ includes both data and parity bits. Utilizing packet combining can improve the performance of type-ii and type-iii hybrid ARQ. The HARQ scheme developed in this work utilizes incremental parity retransmission and packet combining HyBrid ARQ with Turbo Codes A hybrid ARQ scheme that uses a turbo code for FEC is proposed by Narayanan [38]. The RCPC-based hybrid ARQ scheme is extended to use rate compatible turbo codes (RCPTs) by Rowitch and Milstein [39]. Optimization of the puncturing patterns for turbo codes is described by Açikel and Ryan [40]. In Manta and Dschischang [41], a parity spreading interleaver (PSI) is used to generate incremental parity, and a similar performance to optimized puncturing is achieved at much lower complexity. Using a RS-turbo serial-concatenated code with hybrid ARQ for a DS/SSMA data network is introduced by Ji and Stark [42], and turbo trellis coded modulation (TTCM) with ARQ is proposed by

20 9 Banerjee and Fuja [43]. A hybrid ARQ protocol based on viewing a PCCC as a punctured SCCC is given by Wu and Valenti [44] Reliability-Based Hybrid ARQ The Reliability-based hybrid ARQ (RB-HARQ) is proposed by Shea [45]. The RB- HARQ technique is motivated by an understanding of the limitations of iterative decoding and can be used with codes that employ soft-input, soft-output (SISO) decoders (cf. [46]), such as turbo codes and convolutional codes. SISO decoders typically accept estimates of the a priori probabilities and output estimates of the a posteriori probabilities (APPs) for the message bits. In RB-HARQ, the bits to be retransmitted are adaptively selected at the receiver based on the estimated APPs. The RB-HARQ technique has been shown effective in several scenarios [48-52] Reliability-Based Hybrid ARQ with Turbo Codes We consider strategies to optimize the performance of hybrid ARQ with turbo codes. We investigate the impact of various retransmission schemes on the performance of RB- HARQ with RPCC+turbo codes and turbo codes with no outer code. We also discuss a technique to reduce the retransmission request overhead by using reliability information to select only the amount of information to be retransmitted. 1.3 Outline The rest of this work is organized as follows. In Chapter 2, we first investigate the impact on the asymptotic performance (the error floor) of the choice of constituent code for turbo code and RPCC+turbo codes. Then we use density evolution to investigate the effect of different turbo codes on decoder convergence. Finally, we propose a strategy to adjust the relative energy of the systematic and parity symbols in order to improve decoder convergence. We investigate the effects of these energy changes through density evolution and simulation. In Chapter 3, we consider the use of reliability-based hybrid ARQ with turbo codes. We investigate the impact of various retransmission schemes on the performance of RB-HARQ with RPCC+turbo code and turbo codes with no outer code. We compare the

21 10 performance of a RB-HARQ that requests specific unreliable bits to a RB-HARQ scheme that only requests a specific amount of information to be retransmitted. Finally, conclusions and future work are discussed in Chapter 5.

22 CHAPTER 2 IMPROVING THE PERFORMANCE OF TURBO CODES THROUGH CODE DESIGN In this chapter, we consider the analysis and design of concatenated rectangular paritycheck codes and turbo codes (RPCC+turbo codes) [16]. 2.1 Introduction Despite the near-capacity performance for large interleaver sizes, the performance of turbo codes is limited by low information-weight error events at the output of the decoder. These low-weight error events dominate the performance as the signal-to-noise ratio (SNR) increases [3] and cause an error floor. One way to reduce the loss of performance caused by these low-weight event is by selecting the interleaver carefully [3]. But even with the use of designed interleavers, the performance of turbo codes at high SNRs is dominated by these low-weight error events. As discussed in Chapter 1, another approach to solve this problem is to serially concatenate a high-rate outer code with an inner turbo code. One particularly attractive choice for the outer code is a rectangular parity check code (RPCC). This approach is motivated by the fact that the dominant error events have low-weight. By concatenating a RPCC in serial with a turbo code, the low-weight error events can be corrected, and the packet error probability can be significantly improved [52]. In this chapter, we consider strategies to optimize the performance of RPCC+turbo codes. We first investigate the impact on the asymptotic performance (the error floor) of the choice of turbo code. Then we use density evolution [19-21] to investigate the effect of different turbo codes on decoder convergence. Finally, we propose a strategy to adjust the relative energy of the systematic and parity symbols in order to shape the density evolution curves. We investigate the effects of these energy changes through density evolution and simulation. 11

23 12 Rectangular Parity Check Code (RPCC) Interleaver Turbo Code AWGN Channel RPCC+ Turbo decoder Figure 2.1: Concatenated coding scheme with turbo inner code and rectangular parity check outer code. 2.2 System Model Consider a packet communications system that uses the serially concatenated coding scheme that has a rectangular parity check code (RPCC) as an outer code with a rate 1/3 turbo code as the inner code. The RPCC and turbo codes are separated by an interleaver. This concatenated coding scheme is illustrated in Figure 2.1. In this scheme, the RPCC is generated by placing the information bits into a rectangular array and then calculating the even parity for both the row and the columns. For the purpose of this work, we will always assume that the packet size in information bits is the square of an integer, N 2 bits, so the array used for calculating the parity is square. Then, the number of parity bits is 2N (N bits each in the horizontal and vertical direction). So, the rate of the RPCC code is N 2 /(N 2 + 2N) = N/(N + 2). Obviously, as N becomes large, the rate of the RPCC code becomes very high. The encoded packet is transmitted over a channel using binary or quaternary phase-shift-keying (BPSK or QPSK). The received symbols are corrupted with additive white Gaussian noise (AWGN). Both an iterative turbo decoder [1, 53, 54] and an iterative RPCC decoder [2] are based on exchanging extrinsic information between MAP [2] decoders. In this work, we use an extension of the turbo decoding techniques described by Berrou [1] and the decoding techniques described by Hagenauer [54] for rectangular parity-check codes in our decoding algorithm. We treat the RPCC as a parallel concatenation of parity check codes, each defined by the parity check bits along one dimension and all of the data bits. Each component code employs the SISO decoding module suggested by Hagenauer [54]. There are several possible ways to exchange extrinsic information among the RPCC decoder and the decoders for the constituent codes of the turbo code. In all that follows,

24 13 we assume that extrinsic information from all of the other codes is used to decode a particular code. This form of decoding has been referred to as extended-serial (ES) decoding [55] and generally provides the best performance of the extrinsic-information exchange schemes. Each constituent decoder also uses intrinsic information from the channel measurement, which remains unchanged in the decoding process. Before the intrinsic and extrinsic information is operated on at each constituent decoder, the previous contribution to the extrinsic information from that decoder is subtracted from the total extrinsic information. The sum of the new extrinsic information and the extrinsic information from all of the other decoders is the output of each constituent decoder. For each systematic bit, the sum of the intrinsic information for that bit and the extrinsic information from all of the constituent decoders forms the soft output of the entire decoder. Based on the signs of the soft outputs, which are estimates of the a posteriori log-likelihood ratios, hard decisions are made. 2.3 Weight Spectrum-Based Performance Analysis As described by Divsalar [17] and Benedetto [18], the performance of concatenated coding systems can be approximated through the use of their input-output weight enumerating functions (IOWEFs). The IOWEF for the turbo code is calculated from the IOWEF for the recursive convolutional codes, which are in turn found by computer searches or transfer function techniques [18]. In this work, the standard union bounds are used to calculate the error probabilities. All of our analytical results are based on the uniform interleaver [18] and maximum-likelihood (ML) decoding. Thus, the analytical results are valid for systems which employs a random interleaver and for which the performance of the iterative decoder is comparable to that of the ML decoder. 2.4 Code Design Based on Weight Spectrum-Based Analysis The performance of concatenated coding systems can be approximated through the use of their input-output weight enumerating functions (IOWEFs), as described by Divsalar [17] and Benedetto [18]. The IOWEF for the recursive convolutional codes can

25 be found using computer searches or transfer function techniques, and the IOWEF for 14 the turbo code can be calculated from these as described by Benedetto [18]. The error probabilities can then be calculated using bounds. In this work, we use the standard union bounds. All of our analytical results are based on the uniform interleaver [18] and maximum-likelihood (ML) decoding. Thus, the analytical results are valid for systems for which random interleaving is used and for which the performance of the iterative decoder is comparable to that of the ML decoder. The low-order terms of the IOWEFs for RPCC can be found using combinatorics provided the dimension of the code is small. As in Benedetto [18], let w denote the number of bits input to the RPCC that have value 1. The IOWEF for the RPCC code is A O (W, H) = w,h A w,hw w H h, where A w,h denotes the number of codewords generated by an input sequence of Hamming weight w that have a total Hamming weight (both parity and systematic bits) of h. Define the conditional weight enumerating function (CWEF) of the outer RPCC code given input weight w as A O w = h A w,hh h. If w = 1, there will be two parity bits with value 1, and the remaining parity bits will have value 0, resulting in a total of three bits with value 1 at the output of the RPCC. We have calculated the enumerations for several of the low weight codewords for the RPCC. The terms that we include are usually sufficient for use in the union bound above the cutoff rate. We include some bounds on the weight enumerations for terms with higher weights. If a bound on the error probabilities is used that requires knowledge of many of the terms in the IOWEF, then Monte-Carlo simulation can be used to estimate the IOWEF. Let B denote the block size of the code (in information bits), and define the dimension of the RPCC code as D = B. The coefficients for w = 2 and w = 3 are then given by ( D A O 2 = 2D 2 ( D A O 3 = 4 2 ) H ) 2 H 5 + [ 2D ( ) 2 D H 6, and 2 ( ) D + 3 ] D(D 1)D! H 7 + 3! (D 3)! ( ) 2 D H 9. 3

26 For w > 3, it becomes much more difficult to determine the CWEF. We use the following techniques to bound the performance of the overall code. For input weight w, the number of codewords with output weight 3w is ( D w) 2w!. If w is not divisible by four, then the minimum output weight is w + 2. Thus, for the purposes of our transfer function bound, we develop an upper bound to the error probabilities by supposing that for w > 4, w is not divisible by four, all of the codewords that do not have weight 3w have weight w + 2, which yields the following approximation: ( ) [ 2 (D ) D Aw O w!h 3w 2 + w w ( ) 2 D w!] H w+2, w > 4, w not divisible by 4. w For w = 4, we find that the number of codewords with output weight four is ( D 2) 2, and we use the following approximation to the CWEF, A O 4 = ( ) 2 D H ( D 4 ) [ 2 (D ) 4!H ( ) 2 D 4! 4 ( ) ] 2 D H 6. 2 For w > 4, w divisible by four, we develop an upper bound to the error probabilities by supposing the worst-case situation that all codewords that do no have output weight 3w have output weight w. Thus, the CWEF for these cases is approximated by ( ) [ 2 (D ) ( ) D Aw O w!h 3w 2 2 D + w!] H w, w > 4, w divisible by 4. w w w Assuming that a uniform interleaver is used between the RPCC and the turbo code, then the IOWEF of the overall serial concatenated code is given by Benedetto [56] A C w,h = B l=0 A O w,l AI l,h ), where A I w,h denotes the IOWEF of the inner (turbo) code, and B denotes the block length at the output of the outer (RPCC) code. The bit error probability is approximately P b ( ) wa C w,h B Q E b 2R C h. (2.1) N 0 w,h ( B l 15

27 Similarly, the probability of block error is approximately P B ( ) A C E b w,hq 2R C h. (2.2) N 0 w,h Equations (2.1) and (2.2) can be used to select a code based on its bit or block error performance, respectively. However, there are two limitations to the use of these bounds. First, these are union bounds, which diverge for SNRs less than the cutoff rate. Secondly, the performance in the low SNR tends to be dominated by limitations of iterative decoding more than the weight distribution of the code. In general, the union bounds only predict the performance in the error-floor region, in which the decoder performance is almost equivalent to the ML decoder. Thus, we can use (2.1) and (2.2) to select turbo codes for use by themselves or as inner codes in RPCC+turbo codes based on their error-floor performance. In what follows, we only consider only the block-error probability P B, which is given by (2.2), because for most types of information that would be turbo-encoded, no bit errors are acceptable in a packet. We first consider the performance of codes with different memory orders. Typical memory orders for turbo codes are 2, 3, or 4, which correspond to 4, 8, or 16 state constituent codes, respectively. For each memory order, we consider several codes of different designs that we believe would span the expected range of behavior of codes at that memory order. For all of the results below, we illustrate the performance for a block size of 2500 information bits. The performance trade-offs may be different for different block sizes. In this work, we use octal representations of generator polynomials in the form (feedforward polynomial, feedback polynomial). Thus, we refer to a turbo code that uses identical constituent codes with feedforward generator polynomial 1+D 2 and feedback generator polynomial 1 + D + D 2 by a turbo code uses (5,7) constituent code. For memory-2, we consider the typical (5,7) code, its inverse, the (7,5) code, and the (5,3) code. The (7,5) code has a nonprimitive feedback polynomial, 1 + D 2 = (1 + D) 2, and the (5,3) code is a big-numerator little denominator code [57]. We consider the use of these three codes by 16

28 (5,3)Turbo (7,5)Turbo (5,7)Turbo (5,3)RPCC+Turbo (7,5)RPCC+Turbo (5,7)RPCC+Turbo Probability of Block Error E /N (db) b 0 Figure 2.2: Performance of typical memory-2 turbo codes and RPCC+turbo codes. themselves and as the inner code in an RPCC+turbo code. The block error probabilities for these codes are illustrated in Fig The results show that the (5,7) code is the best to use for either the turbo code or RPCC+turbo code. Note the huge performance difference predicted for RPCC+turbo codes over conventional turbo codes. For instance, at 1.6 db, the best turbo code achieves P B , while the RPCC+turbo codes all achieve P B < This performance advantage increases with E b /N 0 for the RPCC+turbo codes that use the (5,7) and (7,5) constituent codes because these codes have a steeper error floor. For memory-3, we consider the (15,13) 3GPP turbo code, the (13,15) inverse of that code, and the (13,17) code. The (13,17) code uses a nonprimitive feedback polynomial 1 + D + D 2 + D 3 =(1 + D) 3. The block error probabilities for these codes are illustrated in Fig The (13,15) and (15,13) codes offer identical performance both in a turbo code and in a RPCC+turbo code. The (13,17) turbo code is over an order of magnitude worse in P B than turbo codes constructed from the other two codes. However, for RPCC+turbo codes, the (13,17) code starts off worse at lower SNRs, but has a much steeper slope to the error floor and thus a better asymptotic error performance.

29 (13,17)Turbo (13,15)Turbo (15,13)Turbo (13,17)RPCC+Turbo (13,15)RPCC+Turbo (15,13)RPCC+Turbo 10 4 Probability of Block Error E b /N 0 (db) Figure 2.3: Performance of typical memory-3 turbo codes and RPCC+turbo codes (21,37)Turbo (37,22)Turbo (33,23)Turbo (21,37)RPCC+Turbo (37,22)RPCC+Turbo (33,23)RPCC+Turbo 10 4 Probability of Block Error E b /N 0 (db) Figure 2.4: Performance of typical memory-4 turbo codes and RPCC+turbo codes.

30 19 For memory-4, we consider the (21,37) code used by Berrou and Glavieaux [1] in the original turbo code papers, the (33,23) code which has been found to be a good code by Divsalar and others [18, 24, 58, 59], and the (37,22) big-numerator little-denominator code [57]. The (37,22) code has nonprimitive feedback polynomial 1 + D 3 = (1 + D)(1 + D + D 2 ). The block error probabilies for these codes are illustrated in Fig The results show that over most values of E b /N 0 of interest, the codes based on the (33,23) code offer the best performance. It is interesting to note how poor the performance of the Berrou code is in comparison to the other codes of memory 4. For instance, the (21,37) Berrou turbo code gives P B that is approximately three orders of magnitude higher than the (33,23) turbo code. For very high values of E b /N 0, the (37,22) big-numerator little-denominator code will offer the best performance because of its steep error floor. Based on these results, if performance in the error-floor region is desired, we can select the appropriate code based on the desired memory order (and hence decoder complexity). The results in Fig. 2.5 illustrate the performance of the best codes for each memory order. For the turbo code, each increase in memory order translates into over an order of magnitude improvement in the error floor. However, the the RPCC+turbo codes, the situation is slightly different. At low E b /N 0, there is a huge gain from going to the (15,13) memorythree code from the (5,7) memory-two code. However, the gain from going to the (33,23) memory-four code is smaller. And interestingly, the (5,7) code has a much steeper error floor region, which will eventually result in it providing lower P B at high E b /N 0. Note that the worst of the RPCC+turbo codes still yields P B < 10 7 for E b /N 0 > 1.6 db, which is sufficient for most applications and beyond the region that we can simulate accurately. In most wireless applications, the code would be operated below 1.6 db in order to achieve higher energy efficiency. In this case, the performance will not necessarily be accurately predicted by these error bounds. As E b /N 0 falls below the cutoff rate, the performance becomes limited by the failure of the iterative turbo decoder to converge to a codeword. In the next section, we investigate the effects of decoder convergence.

31 (5,7)Turbo (5,7)RPCC+Turbo (15,13)Turbo (15,13)RPCC+Turbo (33,23)Turbo (33,23)RPCC+Turbo 10 4 Probability of Block Error E b /N 0 (db) Figure 2.5: Comparison of performance for best turbo codes and RPCC+turbo codes of memory 2, 3, and Density Evolution-Based Performance Analysis In iterative soft-input soft-output (SISO) decoding, the limits of decoder convergence can be predicted by density evolution. In iterative decoding, the extrinsic information of the decoder improves as the iterations progress. Density evolution can measure this improvement quantitatively. For example, the structure of a turbo decoder that has two constituent convolutional decoders can be simplified as shown in Figure 2.6. Each turbo decoder iteration consists of one decoding by constituent decoder 1 and one decoding by constituent decoder 2. Each constituent decoding can be considered a half iteration [60]. The SNRs for the decoders at the half iterations are given by SNR1 in, SNR1 out, SNR2 in, SNR2 out. The convergence for the iterative decoding of two concatenated codes can be examined graphically by plotting SNR in versus SNR out curves for each constituent code. The axes for the second code are switched so that the output SNR for decoder 1 (SNR1 out ) and the output SNR for decoder 2 (SNR2 in ) are on the same axis. Since the output from constituent decoder 1 serves as the input to constituent decode 2 and vice versa, this approach

32 21 From Channel E b /N 0 Decoder 1 SNR1 out SNR1 in Decoder 2 SNR2 out SNR2 in Use actual density evolution or Gaussian Approximation to generate input Figure 2.6: Iterative turbo decoder. puts the output SNR for one half iteration on the same axis as the input SNR for the next half iteration. In this work, to remove the effects of finite interleaver size and the use of a particular interleaver, the output from one decoder is not used directly at the input of the next decoder. Instead, we either use the actual density evolution approach [60] or the Gaussian approximation approach to generate the input to the next decoder according to that density. In the actual density evolution approach, the probability density of the extrinsic information at the output of a decoder is experimentally determined and used to generate input. If we assume that the interleaver used in the scheme is very large and random, then the extrinsic information of the bits is approximately independent and identically distributed. Let L denote the extrinsic information for a particular bit. The probability density function f(l) of the extrinsic information is symmetric [20], i.e., L= log[f(l)/f( L)]. For turbo and turbo-like code, the probability density function f(l in ) and f(l out ) can be approximated by a Gaussian probability density function [61,62]. When the Gaussian approximation is applied to the density function, there are only two parameters, the mean µ and the variance σ 2, required to specify the density of the extrinsic information. We define the signal-to-noise ratio as

33 22 6 Gaussian approximation 5 Actual density 4 SNR1 out,snr2 in 3 4th iteration 5th iteration 2 tunnel 3rd iteration 2nd iteration 1 1st iteration SNR1 in,snr2 out Figure 2.7: (5,7) turbo code density evolution. SNR = µ 2 / σ 2. (2.3) If f(l) is both Gaussian and symmetric, then variance can be expressed as σ 2 = 2µ, which means that the SNR can be specified in terms of one parameter as SNR = µ/2 [60]. However, the true density function, f(l), is not a perfect Gaussian. So, this expression for the SNR does not exactly match that given by (2.3). The results from both formulas show slightly different performance and the second formula (enforcing the symmetric condition with the Gaussian approximation in the definition of SNR) gives a slightly better prediction of decoder convergence [60]. For the actual density approach, the rejection method is used to generate the input extrinsic information according to the empirically determined density from the previous half iteration, and for the Gaussian approximation, the symmetric condition is applied to generate the input extrinsic information according to the mean µ from the previous half iteration.

34 23 The results in Figure 2.7 illustrate the SNR progress of the decoder s iterations for a turbo code that uses identical (5,7) constituent code. The results shown in Figure 2.7 are for E b /N 0 = 0.5dB. The SNR improvement at each half iteration follows a stair-step pattern that follows the tunnel between the two curves. If the two curves have a long narrow tunnel and a short distance between the two curves, then the decoder needs many iterations to escape from the tunnel. This means that the convergence rate of the iterative decoder is slow. A larger distance between the two curves and a short, wide tunnel means that the convergence of the decoder is fast. The starting point of the upper curve, which corresponds to SNR1 in = 0 changes with E b /N 0. For low E b /N 0, the starting point will have a smaller value. We can determine the iterative decoding threshold by decreasing E b /N 0 until the two curves touch. A comparison between two different turbo codes at E b /N 0 = 0.5dB is shown in Figure 2.8. The turbo code that uses the (15,13) constituent code has a wider tunnel than the turbo code that uses the (5,7) constituent code. From this observation, we can predict that the turbo code that uses (15,13) constituent code will have better convergence than the turbo code that is based on the (5,7) constituent code. 2.6 Code Design Based on Density Evolution-Based Analysis As shown by Divsalar and Dolinar [60], density evolution can be used to design codes based on convergence behavior. By choosing codes that have better decoder convergence, the waterfall region in the error probability curves can be moved to the left (lower E b /N 0 ). Thus, as long as the codes designed via density evolution do not have high error floors, the codes designed in this way can be used effectively at lower E b /N 0. In this section, we apply density evolution to two code design issues for the RPCC+turbo code. In Section 2.6.1, we investigate the effect on decoder convergence of choosing different constituent codes for the inner turbo code. In Section 2.6.2, we investigate the effects of using unequal energies for the systematic and parity symbols of the RPCC+turbo codes.

REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES

REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES John M. Shea and Tan F. Wong University of Florida Department of Electrical and Computer Engineering

More information

Part 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU

Part 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU Part 2.4 Turbo codes p. 1 Overview of Turbo Codes The Turbo code concept was first introduced by C. Berrou in 1993. The name was derived from an iterative decoding algorithm used to decode these codes

More information

VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING

VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING Rajesh Akula, Assoc. Prof., Department of ECE, TKR College of Engineering & Technology, Hyderabad. akula_ap@yahoo.co.in

More information

HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION

HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION Presented by Dr.DEEPAK MISHRA OSPD/ODCG/SNPA Objective :To find out suitable channel codec for future deep space mission. Outline: Interleaver

More information

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP Performance of a ow-complexity Turbo Decoder and its Implementation on a ow-cost, 6-Bit Fixed-Point DSP Ken Gracie, Stewart Crozier, Andrew Hunt, John odge Communications Research Centre 370 Carling Avenue,

More information

On the design of turbo codes with convolutional interleavers

On the design of turbo codes with convolutional interleavers University of Wollongong Research Online University of Wollongong Thesis Collection 1954-2016 University of Wollongong Thesis Collections 2005 On the design of turbo codes with convolutional interleavers

More information

NUMEROUS elaborate attempts have been made in the

NUMEROUS elaborate attempts have been made in the IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 46, NO. 12, DECEMBER 1998 1555 Error Protection for Progressive Image Transmission Over Memoryless and Fading Channels P. Greg Sherwood and Kenneth Zeger, Senior

More information

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes ! Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes Jian Sun and Matthew C. Valenti Wireless Communications Research Laboratory Lane Dept. of Comp. Sci. & Elect. Eng. West

More information

Adaptive decoding of convolutional codes

Adaptive decoding of convolutional codes Adv. Radio Sci., 5, 29 214, 27 www.adv-radio-sci.net/5/29/27/ Author(s) 27. This work is licensed under a Creative Commons License. Advances in Radio Science Adaptive decoding of convolutional codes K.

More information

Implementation of a turbo codes test bed in the Simulink environment

Implementation of a turbo codes test bed in the Simulink environment University of Wollongong Research Online Faculty of Informatics - Papers (Archive) Faculty of Engineering and Information Sciences 2005 Implementation of a turbo codes test bed in the Simulink environment

More information

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015 Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used

More information

An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding

An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding Himmat Lal Kumawat, Sandhya Sharma Abstract This paper, as the name suggests, shows the working

More information

Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c

Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c International Conference on Mechatronics Engineering and Information Technology (ICMEIT 2016) Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b

More information

Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem

Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem * 8-PSK Rate 3/4 Turbo * 16-QAM Rate 3/4 Turbo * 16-QAM Rate 3/4 Viterbi/Reed-Solomon * 16-QAM Rate 7/8 Viterbi/Reed-Solomon

More information

Investigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel

Investigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel International Journal of Networks and Communications 2015, 5(3): 46-53 DOI: 10.5923/j.ijnc.20150503.02 Investigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel Zachaeus K.

More information

Decoder Assisted Channel Estimation and Frame Synchronization

Decoder Assisted Channel Estimation and Frame Synchronization University of Tennessee, Knoxville Trace: Tennessee Research and Creative Exchange University of Tennessee Honors Thesis Projects University of Tennessee Honors Program Spring 5-2001 Decoder Assisted Channel

More information

EFFECT OF THE INTERLEAVER TYPES ON THE PERFORMANCE OF THE PARALLEL CONCATENATION CONVOLUTIONAL CODES

EFFECT OF THE INTERLEAVER TYPES ON THE PERFORMANCE OF THE PARALLEL CONCATENATION CONVOLUTIONAL CODES International Journal of Electrical & Computer Sciences IJECS-IJENS Vol: 12 No: 03 25 EFFECT OF THE INTERLEAVER TYPES ON THE PERFORMANCE OF THE PARALLEL CONCATENATION CONVOLUTIONAL CODES YahyaJasimHarbi

More information

Review paper on study of various Interleavers and their significance

Review paper on study of various Interleavers and their significance Review paper on study of various Interleavers and their significance Bobby Raje 1, Karuna Markam 2 1,2Department of Electronics, M.I.T.S, Gwalior, India ---------------------------------------------------------------------------------***------------------------------------------------------------------------------------

More information

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS Item Type text; Proceedings Authors Habibi, A. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings

More information

Performance Study of Turbo Code with Interleaver Design

Performance Study of Turbo Code with Interleaver Design International Journal of Scientific & ngineering Research Volume 2, Issue 7, July-2011 1 Performance Study of Turbo Code with Interleaver esign Mojaiana Synthia, Md. Shipon Ali Abstract This paper begins

More information

CCSDS TELEMETRY CHANNEL CODING: THE TURBO CODING OPTION. Gian Paolo Calzolari #, Enrico Vassallo #, Sandi Habinc * ABSTRACT

CCSDS TELEMETRY CHANNEL CODING: THE TURBO CODING OPTION. Gian Paolo Calzolari #, Enrico Vassallo #, Sandi Habinc * ABSTRACT CCSDS TELEMETRY CHANNEL CODING: THE TURBO CODING OPTION Gian Paolo Calzolari #, Enrico Vassallo #, Sandi Habinc * ABSTRACT As of 1993 a new coding concept promising gains as close as 0.5 db to the Shannon

More information

Minimax Disappointment Video Broadcasting

Minimax Disappointment Video Broadcasting Minimax Disappointment Video Broadcasting DSP Seminar Spring 2001 Leiming R. Qian and Douglas L. Jones http://www.ifp.uiuc.edu/ lqian Seminar Outline 1. Motivation and Introduction 2. Background Knowledge

More information

Interleaver Design for Turbo Codes

Interleaver Design for Turbo Codes IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL 19, NO 5, MAY 2001 831 Interleaver Design for Turbo Codes Hamid R Sadjadpour, Senior Member, IEEE, Neil J A Sloane, Fellow, IEEE, Masoud Salehi, and

More information

AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS. M. Farooq Sabir, Robert W. Heath and Alan C. Bovik

AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS. M. Farooq Sabir, Robert W. Heath and Alan C. Bovik AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS M. Farooq Sabir, Robert W. Heath and Alan C. Bovik Dept. of Electrical and Comp. Engg., The University of Texas at Austin,

More information

Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder

Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder Matthias Moerz Institute for Communications Engineering, Munich University of Technology (TUM), D-80290 München, Germany Telephone: +49

More information

Implementation and performance analysis of convolution error correcting codes with code rate=1/2.

Implementation and performance analysis of convolution error correcting codes with code rate=1/2. 2016 International Conference on Micro-Electronics and Telecommunication Engineering Implementation and performance analysis of convolution error correcting codes with code rate=1/2. Neha Faculty of engineering

More information

Turbo Decoding for Partial Response Channels

Turbo Decoding for Partial Response Channels IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 48, NO. 8, AUGUST 2000 1297 Turbo Decoding for Partial Response Channels Tom V. Souvignier, Member, IEEE, Mats Öberg, Student Member, IEEE, Paul H. Siegel, Fellow,

More information

High Speed Optical Networking: Task 3 FEC Coding, Channel Models, and Evaluations

High Speed Optical Networking: Task 3 FEC Coding, Channel Models, and Evaluations 1 Sponsored High Speed Optical Networking: Task 3 FEC Coding, Channel Models, and Evaluations Joel M. Morris, PhD Communications and Signal Processing Laboratory (CSPL) UMBC/CSEE Department 1000 Hilltop

More information

A Robust Turbo Codec Design for Satellite Communications

A Robust Turbo Codec Design for Satellite Communications A Robust Turbo Codec Design for Satellite Communications Dr. V Sambasiva Rao Professor, ECE Department PES University, India Abstract Satellite communication systems require forward error correction techniques

More information

Analysis of Various Puncturing Patterns and Code Rates: Turbo Code

Analysis of Various Puncturing Patterns and Code Rates: Turbo Code International Journal of Electronic Engineering Research ISSN 0975-6450 Volume 1 Number 2 (2009) pp. 79 88 Research India Publications http://www.ripublication.com/ijeer.htm Analysis of Various Puncturing

More information

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard Dojun Rhee and Robert H. Morelos-Zaragoza LSI Logic Corporation

More information

HARQ for the AWGN Wire-Tap Channel: A Security Gap Analysis

HARQ for the AWGN Wire-Tap Channel: A Security Gap Analysis Coding with Scrambling, Concatenation, and 1 HARQ for the AWGN Wire-Tap Channel: A Security Gap Analysis arxiv:1308.6437v1 [cs.it] 29 Aug 2013 Marco Baldi, Member, IEEE, Marco Bianchi, and Franco Chiaraluce,

More information

TERRESTRIAL broadcasting of digital television (DTV)

TERRESTRIAL broadcasting of digital television (DTV) IEEE TRANSACTIONS ON BROADCASTING, VOL 51, NO 1, MARCH 2005 133 Fast Initialization of Equalizers for VSB-Based DTV Transceivers in Multipath Channel Jong-Moon Kim and Yong-Hwan Lee Abstract This paper

More information

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder JTulasi, TVenkata Lakshmi & MKamaraju Department of Electronics and Communication Engineering, Gudlavalleru Engineering College,

More information

Implementation of CRC and Viterbi algorithm on FPGA

Implementation of CRC and Viterbi algorithm on FPGA Implementation of CRC and Viterbi algorithm on FPGA S. V. Viraktamath 1, Akshata Kotihal 2, Girish V. Attimarad 3 1 Faculty, 2 Student, Dept of ECE, SDMCET, Dharwad, 3 HOD Department of E&CE, Dayanand

More information

Video Transmission. Thomas Wiegand: Digital Image Communication Video Transmission 1. Transmission of Hybrid Coded Video. Channel Encoder.

Video Transmission. Thomas Wiegand: Digital Image Communication Video Transmission 1. Transmission of Hybrid Coded Video. Channel Encoder. Video Transmission Transmission of Hybrid Coded Video Error Control Channel Motion-compensated Video Coding Error Mitigation Scalable Approaches Intra Coding Distortion-Distortion Functions Feedback-based

More information

Analysis of Video Transmission over Lossy Channels

Analysis of Video Transmission over Lossy Channels 1012 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 18, NO. 6, JUNE 2000 Analysis of Video Transmission over Lossy Channels Klaus Stuhlmüller, Niko Färber, Member, IEEE, Michael Link, and Bernd

More information

Joint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes. Digital Signal and Image Processing Lab

Joint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes. Digital Signal and Image Processing Lab Joint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes Digital Signal and Image Processing Lab Simone Milani Ph.D. student simone.milani@dei.unipd.it, Summer School

More information

FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING

FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING Julián David Morillo Pozo and Jorge García Vidal Computer Architecture Department (DAC), Technical University of

More information

Hardware Implementation of Viterbi Decoder for Wireless Applications

Hardware Implementation of Viterbi Decoder for Wireless Applications Hardware Implementation of Viterbi Decoder for Wireless Applications Bhupendra Singh 1, Sanjeev Agarwal 2 and Tarun Varma 3 Deptt. of Electronics and Communication Engineering, 1 Amity School of Engineering

More information

Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC

Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC Ali Ekşim and Hasan Yetik Center of Research for Advanced Technologies of Informatics and Information Security (TUBITAK-BILGEM) Turkey

More information

Design Project: Designing a Viterbi Decoder (PART I)

Design Project: Designing a Viterbi Decoder (PART I) Digital Integrated Circuits A Design Perspective 2/e Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić Chapters 6 and 11 Design Project: Designing a Viterbi Decoder (PART I) 1. Designing a Viterbi

More information

A Novel Turbo Codec Encoding and Decoding Mechanism

A Novel Turbo Codec Encoding and Decoding Mechanism A Novel Turbo Codec Encoding and Decoding Mechanism Desai Feroz 1 1Desai Feroz, Knowledge Scientist, Dept. of Electronics Engineering, SciTech Patent Art Services Pvt Ltd, Telangana, India ---------------***---------------

More information

Technical report on validation of error models for n.

Technical report on validation of error models for n. Technical report on validation of error models for 802.11n. Rohan Patidar, Sumit Roy, Thomas R. Henderson Department of Electrical Engineering, University of Washington Seattle Abstract This technical

More information

ITERATIVE DECODING FOR DIGITAL RECORDING SYSTEMS

ITERATIVE DECODING FOR DIGITAL RECORDING SYSTEMS 2700 ITERATIVE DECODING FOR DIGITAL RECORDING SYSTEMS Jan Bajcsy, James A. Hunziker and Hisashi Kobayashi Department of Electrical Engineering Princeton University Princeton, NJ 08544 e-mail: bajcsy@ee.princeton.edu,

More information

Robust Joint Source-Channel Coding for Image Transmission Over Wireless Channels

Robust Joint Source-Channel Coding for Image Transmission Over Wireless Channels 962 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 10, NO. 6, SEPTEMBER 2000 Robust Joint Source-Channel Coding for Image Transmission Over Wireless Channels Jianfei Cai and Chang

More information

Viterbi Decoder User Guide

Viterbi Decoder User Guide V 1.0.0, Jan. 16, 2012 Convolutional codes are widely adopted in wireless communication systems for forward error correction. Creonic offers you an open source Viterbi decoder with AXI4-Stream interface,

More information

Transmission Strategies for 10GBase-T over CAT- 6 Copper Wiring. IEEE Meeting November 2003

Transmission Strategies for 10GBase-T over CAT- 6 Copper Wiring. IEEE Meeting November 2003 Transmission Strategies for 10GBase-T over CAT- 6 Copper Wiring IEEE 802.3 Meeting November 2003 The Pennsylvania State University Department of Electrical Engineering Center for Information & Communications

More information

WYNER-ZIV VIDEO CODING WITH LOW ENCODER COMPLEXITY

WYNER-ZIV VIDEO CODING WITH LOW ENCODER COMPLEXITY WYNER-ZIV VIDEO CODING WITH LOW ENCODER COMPLEXITY (Invited Paper) Anne Aaron and Bernd Girod Information Systems Laboratory Stanford University, Stanford, CA 94305 {amaaron,bgirod}@stanford.edu Abstract

More information

Skip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video

Skip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video Skip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video Mohamed Hassan, Taha Landolsi, Husameldin Mukhtar, and Tamer Shanableh College of Engineering American

More information

A High- Speed LFSR Design by the Application of Sample Period Reduction Technique for BCH Encoder

A High- Speed LFSR Design by the Application of Sample Period Reduction Technique for BCH Encoder IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 239 42, ISBN No. : 239 497 Volume, Issue 5 (Jan. - Feb 23), PP 7-24 A High- Speed LFSR Design by the Application of Sample Period Reduction

More information

Optimization of Multi-Channel BCH. Error Decoding for Common Cases. Russell Dill

Optimization of Multi-Channel BCH. Error Decoding for Common Cases. Russell Dill Optimization of Multi-Channel BCH Error Decoding for Common Cases by Russell Dill A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science Approved April 2015 by the

More information

On the Complexity-Performance Trade-off in Code-Aided Frame Synchronization

On the Complexity-Performance Trade-off in Code-Aided Frame Synchronization On the Complexity-Performance Trade-off in Code-Aided Frame Synchronization Daniel Jakubisin and R. Michael Buehrer Mobile and Portable Radio Research Group (MPRG), Wireless@VT, Virginia Tech, Blacksburg,

More information

II. SYSTEM MODEL In a single cell, an access point and multiple wireless terminals are located. We only consider the downlink

II. SYSTEM MODEL In a single cell, an access point and multiple wireless terminals are located. We only consider the downlink Subcarrier allocation for variable bit rate video streams in wireless OFDM systems James Gross, Jirka Klaue, Holger Karl, Adam Wolisz TU Berlin, Einsteinufer 25, 1587 Berlin, Germany {gross,jklaue,karl,wolisz}@ee.tu-berlin.de

More information

CHAPTER 2 SUBCHANNEL POWER CONTROL THROUGH WEIGHTING COEFFICIENT METHOD

CHAPTER 2 SUBCHANNEL POWER CONTROL THROUGH WEIGHTING COEFFICIENT METHOD CHAPTER 2 SUBCHANNEL POWER CONTROL THROUGH WEIGHTING COEFFICIENT METHOD 2.1 INTRODUCTION MC-CDMA systems transmit data over several orthogonal subcarriers. The capacity of MC-CDMA cellular system is mainly

More information

On Turbo Code Decoder Performance in Optical-Fiber Communication Systems With Dominating ASE Noise

On Turbo Code Decoder Performance in Optical-Fiber Communication Systems With Dominating ASE Noise JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 21, NO. 3, MARCH 2003 727 On Turbo Code Decoder Performance in Optical-Fiber Communication Systems With Dominating ASE Noise Yi Cai, Member, IEEE, Joel M. Morris,

More information

Transmission System for ISDB-S

Transmission System for ISDB-S Transmission System for ISDB-S HISAKAZU KATOH, SENIOR MEMBER, IEEE Invited Paper Broadcasting satellite (BS) digital broadcasting of HDTV in Japan is laid down by the ISDB-S international standard. Since

More information

Constant Bit Rate for Video Streaming Over Packet Switching Networks

Constant Bit Rate for Video Streaming Over Packet Switching Networks International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Constant Bit Rate for Video Streaming Over Packet Switching Networks Mr. S. P.V Subba rao 1, Y. Renuka Devi 2 Associate professor

More information

BER Performance Comparison of HOVA and SOVA in AWGN Channel

BER Performance Comparison of HOVA and SOVA in AWGN Channel BER Performance Comparison of HOVA and SOVA in AWGN Channel D.G. Talasadar 1, S. V. Viraktamath 2, G. V. Attimarad 3, G. A. Radder 4 SDM College of Engineering and Technology, Dharwad, Karnataka, India

More information

PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS

PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS David Vargas*, Jordi Joan Gimenez**, Tom Ellinor*, Andrew Murphy*, Benjamin Lembke** and Khishigbayar Dushchuluun** * British

More information

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir 1 M.Tech Research Scholar, Priyadarshini Institute of Technology & Science, Chintalapudi, India 2 HOD, Priyadarshini Institute

More information

Design of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2

Design of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 V Priya 1 M Parimaladevi 2 1 Master of Engineering 2 Assistant Professor 1,2 Department

More information

An Overview of Video Coding Algorithms

An Overview of Video Coding Algorithms An Overview of Video Coding Algorithms Prof. Ja-Ling Wu Department of Computer Science and Information Engineering National Taiwan University Video coding can be viewed as image compression with a temporal

More information

Decision-Maker Preference Modeling in Interactive Multiobjective Optimization

Decision-Maker Preference Modeling in Interactive Multiobjective Optimization Decision-Maker Preference Modeling in Interactive Multiobjective Optimization 7th International Conference on Evolutionary Multi-Criterion Optimization Introduction This work presents the results of the

More information

A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano Decoders

A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano Decoders A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano s Ran Xu, Graeme Woodward, Kevin Morris and Taskin Kocak Centre for Communications Research, Department of Electrical and Electronic

More information

The Design of Efficient Viterbi Decoder and Realization by FPGA

The Design of Efficient Viterbi Decoder and Realization by FPGA Modern Applied Science; Vol. 6, No. 11; 212 ISSN 1913-1844 E-ISSN 1913-1852 Published by Canadian Center of Science and Education The Design of Efficient Viterbi Decoder and Realization by FPGA Liu Yanyan

More information

ATSC compliance and tuner design implications

ATSC compliance and tuner design implications ATSC compliance and tuner design implications By Nick Cowley Chief RF Systems Architect DHG Group Intel Corp. E-mail: nick.cowley@zarlink. com Robert Hanrahan National Semiconductor Corp. Applications

More information

Analysis of Packet Loss for Compressed Video: Does Burst-Length Matter?

Analysis of Packet Loss for Compressed Video: Does Burst-Length Matter? Analysis of Packet Loss for Compressed Video: Does Burst-Length Matter? Yi J. Liang 1, John G. Apostolopoulos, Bernd Girod 1 Mobile and Media Systems Laboratory HP Laboratories Palo Alto HPL-22-331 November

More information

FPGA Implementation OF Reed Solomon Encoder and Decoder

FPGA Implementation OF Reed Solomon Encoder and Decoder FPGA Implementation OF Reed Solomon Encoder and Decoder Kruthi.T.S 1, Mrs.Ashwini 2 PG Scholar at PESIT Bangalore 1,Asst. Prof, Dept of E&C PESIT, Bangalore 2 Abstract: Advanced communication techniques

More information

Wyner-Ziv Coding of Motion Video

Wyner-Ziv Coding of Motion Video Wyner-Ziv Coding of Motion Video Anne Aaron, Rui Zhang, and Bernd Girod Information Systems Laboratory, Department of Electrical Engineering Stanford University, Stanford, CA 94305 {amaaron, rui, bgirod}@stanford.edu

More information

IEEE Broadband Wireless Access Working Group <http://ieee802.org/16>

IEEE Broadband Wireless Access Working Group <http://ieee802.org/16> 2004-01-13 IEEE C802.16-03/87r1 Project Title Date Submitted Source(s) Re: Abstract Purpose Notice Release Patent Policy and Procedures IEEE 802.16 Broadband Wireless Access Working Group

More information

Low-Floor Decoders for LDPC Codes

Low-Floor Decoders for LDPC Codes Low-Floor Decoders for LDPC Codes Yang Han and William E. Ryan University of Arizona {yhan,ryan}@ece.arizona.edu Abstract One of the most significant impediments to the use of LDPC codes in many communication

More information

Performance Driven Reliable Link Design for Network on Chips

Performance Driven Reliable Link Design for Network on Chips Performance Driven Reliable Link Design for Network on Chips Rutuparna Tamhankar Srinivasan Murali Prof. Giovanni De Micheli Stanford University Outline Introduction Objective Logic design and implementation

More information

Fig 1. Flow Chart for the Encoder

Fig 1. Flow Chart for the Encoder MATLAB Simulation of the DVB-S Channel Coding and Decoding Tejas S. Chavan, V. S. Jadhav MAEER S Maharashtra Institute of Technology, Kothrud, Pune, India Department of Electronics & Telecommunication,Pune

More information

of 64 rows by 32 columns), each bit of range i of the synchronization word is combined with the last bit of row i.

of 64 rows by 32 columns), each bit of range i of the synchronization word is combined with the last bit of row i. TURBO4 : A HCGE BT-RATE CHP FOR TUREO CODE ENCODNG AND DECODNG Michel J.Mquel*, Pierre P&nard** 1. Abstract Thrs paper deals with an experimental C developed for encoding and decoding turbo codes. The

More information

from ocean to cloud ADAPTING THE C&A PROCESS FOR COHERENT TECHNOLOGY

from ocean to cloud ADAPTING THE C&A PROCESS FOR COHERENT TECHNOLOGY ADAPTING THE C&A PROCESS FOR COHERENT TECHNOLOGY Peter Booi (Verizon), Jamie Gaudette (Ciena Corporation), and Mark André (France Telecom Orange) Email: Peter.Booi@nl.verizon.com Verizon, 123 H.J.E. Wenckebachweg,

More information

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco Clause 74 FEC and MLD Interactions Magesh Valliappan Broadcom Mark Gustlin - Cisco Introduction The following slides investigate whether the objectives of the Clause 74 FEC* can be met with MLD for KR4,

More information

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS Radu Arsinte Technical University Cluj-Napoca, Faculty of Electronics and Telecommunication, Communication

More information

THE USE OF forward error correction (FEC) in optical networks

THE USE OF forward error correction (FEC) in optical networks IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 461 A High-Speed Low-Complexity Reed Solomon Decoder for Optical Communications Hanho Lee, Member, IEEE Abstract

More information

On the Performance of Short Tail-Biting Convolutional Codes for Ultra-Reliable Communications

On the Performance of Short Tail-Biting Convolutional Codes for Ultra-Reliable Communications On the Performance of Short Tail-Biting Convolutional Codes for Ultra-Reliable Communications Lorenzo Gaudio, Tudor Ninacs, Thomas Jerkovits and Gianluigi Liva Institute of Communications and Navigation

More information

PERFORMANCE AND MODELING OF LTE H-ARQ. Josep Colom Ikuno, Martin Wrulich, Markus Rupp

PERFORMANCE AND MODELING OF LTE H-ARQ. Josep Colom Ikuno, Martin Wrulich, Markus Rupp PERFORMANCE AND MODELING OF LTE H-ARQ Josep Colom Ikuno, Martin Wrulich, Markus Rupp Institute of Communications and Radio-Frequency Engineering Vienna University of Technology, Austria Gusshausstrasse

More information

Optimizing the Error Recovery Capabilities of LDPC-staircase Codes Featuring a Gaussian Elimination Decoding Scheme

Optimizing the Error Recovery Capabilities of LDPC-staircase Codes Featuring a Gaussian Elimination Decoding Scheme Optimizing the Error Recovery Capabilities of LDPC-staircase Codes Featuring a Gaussian Elimination Decoding Scheme Mathieu CUNCHE Vincent ROCA INRIA Rhône-Alpes, Planète research team, France, {firstname.name}@inria.fr

More information

Delay allocation between source buffering and interleaving for wireless video

Delay allocation between source buffering and interleaving for wireless video Shen et al. EURASIP Journal on Wireless Communications and Networking (2016) 2016:209 DOI 10.1186/s13638-016-0703-4 RESEARCH Open Access Delay allocation between source buffering and interleaving for wireless

More information

Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1

Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1 International Conference on Applied Science and Engineering Innovation (ASEI 2015) Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1 1 China Satellite Maritime

More information

[Dharani*, 4.(8): August, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

[Dharani*, 4.(8): August, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY IMPLEMENTATION OF ADDRESS GENERATOR FOR WiMAX DEINTERLEAVER ON FPGA T. Dharani*, C.Manikanta * M. Tech scholar in VLSI System

More information

Advanced Techniques for Spurious Measurements with R&S FSW-K50 White Paper

Advanced Techniques for Spurious Measurements with R&S FSW-K50 White Paper Advanced Techniques for Spurious Measurements with R&S FSW-K50 White Paper Products: ı ı R&S FSW R&S FSW-K50 Spurious emission search with spectrum analyzers is one of the most demanding measurements in

More information

2D Interleaver Design for Image Transmission over Severe Burst-Error Environment

2D Interleaver Design for Image Transmission over Severe Burst-Error Environment 2D Interleaver Design for Image Transmission over Severe Burst- Environment P. Hanpinitsak and C. Charoenlarpnopparut Abstract The aim of this paper is to design sub-optimal 2D interleavers and compare

More information

PCD04C CCSDS Turbo and Viterbi Decoder. Small World Communications. PCD04C Features. Introduction. 5 January 2018 (Version 1.57) Product Specification

PCD04C CCSDS Turbo and Viterbi Decoder. Small World Communications. PCD04C Features. Introduction. 5 January 2018 (Version 1.57) Product Specification CCSDS Turbo and Viterbi Decoder Product Specification Features Turbo Decoder 1 state CCSDS compatible Rate 1/2 to 1/7 Interleaver sizes from 174 to 105 bits Up to 201 MHz internal clock (log MAP) Up to

More information

IEEE Broadband Wireless Access Working Group < On Concatenation of Block Turbo Codes for OFDMA

IEEE Broadband Wireless Access Working Group <  On Concatenation of Block Turbo Codes for OFDMA Project Title Date Submitted Source(s) Re: Abstract Purpose Notice Release Patent Policy and Procedures IEEE 802.16 Broadband Wireless Access Working Group On Concatenation of Block

More information

OFDM-Based Turbo-Coded Hierarchical and Non-Hierarchical Terrestrial Mobile Digital Video Broadcasting

OFDM-Based Turbo-Coded Hierarchical and Non-Hierarchical Terrestrial Mobile Digital Video Broadcasting IEEE TRANSACTIONS ON BROADCASTING, VOL. 46, NO. 1, MARCH 2000 1 OFDM-Based Turbo-Coded Hierarchical and Non-Hierarchical Terrestrial Mobile Digital Video Broadcasting Chee-Siong Lee, Thoandmas Keller,

More information

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. Digital computer is a digital system that performs various computational tasks. The word DIGITAL

More information

Using Embedded Dynamic Random Access Memory to Reduce Energy Consumption of Magnetic Recording Read Channel

Using Embedded Dynamic Random Access Memory to Reduce Energy Consumption of Magnetic Recording Read Channel IEEE TRANSACTIONS ON MAGNETICS, VOL. 46, NO. 1, JANUARY 2010 87 Using Embedded Dynamic Random Access Memory to Reduce Energy Consumption of Magnetic Recording Read Channel Ningde Xie 1, Tong Zhang 1, and

More information

Fast Polar Decoders: Algorithm and Implementation

Fast Polar Decoders: Algorithm and Implementation 1 Fast Polar Decoders: Algorithm and Implementation Gabi Sarkis, Pascal Giard, Alexander Vardy, Claude Thibeault, and Warren J. Gross Department of Electrical and Computer Engineering, McGill University,

More information

Optimal Interleaving for Robust Wireless JPEG 2000 Images and Video Transmission

Optimal Interleaving for Robust Wireless JPEG 2000 Images and Video Transmission Optimal Interleaving for Robust Wireless JPEG 2000 Images and Video Transmission Daniel Pascual Biosca and Max Agueh LACSC - ECE Paris, 37 Quai de grenelle, 75015 Paris, France {biosca,agueh}@ece.fr Abstract.

More information

INTERNATIONAL TELECOMMUNICATION UNION

INTERNATIONAL TELECOMMUNICATION UNION INTERNATIONAL TELECOMMUNICATION UNION ITU-T G.975 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU (10/2000) SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS Digital sections and digital

More information

Cyclic Channel Coding algorithm for Original and Received Voice Signal at 8 KHz using BER performance through Additive White Gaussian Noise Channel

Cyclic Channel Coding algorithm for Original and Received Voice Signal at 8 KHz using BER performance through Additive White Gaussian Noise Channel Cyclic Channel Coding algorithm for Original and Received Voice Signal at 8 KHz using BER performance through Additive White Gaussian Noise Channel Abstract Digital communication systems are becoming increasingly

More information

DATA COMPRESSION USING THE FFT

DATA COMPRESSION USING THE FFT EEE 407/591 PROJECT DUE: NOVEMBER 21, 2001 DATA COMPRESSION USING THE FFT INSTRUCTOR: DR. ANDREAS SPANIAS TEAM MEMBERS: IMTIAZ NIZAMI - 993 21 6600 HASSAN MANSOOR - 993 69 3137 Contents TECHNICAL BACKGROUND...

More information

IMPLEMENTATION ISSUES OF TURBO SYNCHRONIZATION WITH DUO-BINARY TURBO DECODING

IMPLEMENTATION ISSUES OF TURBO SYNCHRONIZATION WITH DUO-BINARY TURBO DECODING IMPLEMENTATION ISSUES OF TURBO SYNCHRONIZATION WITH DUO-BINARY TURBO DECODING M. Alles, T. Lehnig-Emden, U. Wasenmüller, N. Wehn {alles, lehnig, wasenmueller, wehn}@eit.uni-l.de Microelectronic System

More information

Lecture 16: Feedback channel and source-channel separation

Lecture 16: Feedback channel and source-channel separation Lecture 16: Feedback channel and source-channel separation Feedback channel Source-channel separation theorem Dr. Yao Xie, ECE587, Information Theory, Duke University Feedback channel in wireless communication,

More information

Application of Symbol Avoidance in Reed-Solomon Codes to Improve their Synchronization

Application of Symbol Avoidance in Reed-Solomon Codes to Improve their Synchronization Application of Symbol Avoidance in Reed-Solomon Codes to Improve their Synchronization Thokozani Shongwe Department of Electrical and Electronic Engineering Science, University of Johannesburg, P.O. Box

More information