TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

Similar documents
Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

WINTER 15 EXAMINATION Model Answer

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

North Shore Community College

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

Department of Computer Science and Engineering Question Bank- Even Semester:

TYPICAL QUESTIONS & ANSWERS

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

Subject : EE6301 DIGITAL LOGIC CIRCUITS

WINTER 14 EXAMINATION


[2 credit course- 3 hours per week]

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

Digital Electronic Circuits and Systems

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGINEERING DEPARTMENT OF ECE COURSE PLAN

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

Minnesota State College Southeast

PURBANCHAL UNIVERSITY

St. MARTIN S ENGINEERING COLLEGE

Question Bank. Unit 1. Digital Principles, Digital Logic

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

MODULE 3. Combinational & Sequential logic

BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

Prepared By Verified By Approved By Mr M.Kumar Mrs R.Punithavathi Dr. V.Parthasarathy Asst. Professor / IT HOD / IT Principal

1. Convert the decimal number to binary, octal, and hexadecimal.

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

DIGITAL ELECTRONICS MCQs

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

AM AM AM AM PM PM PM

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

ECE 263 Digital Systems, Fall 2015

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

Laboratory Objectives and outcomes for Digital Design Lab

Chapter 4. Logic Design

S.K.P. Engineering College, Tiruvannamalai UNIT I

VU Mobile Powered by S NO Group

Computer Architecture and Organization

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

2 Marks Q&A. Digital Electronics. K. Michael Mahesh M.E.,MIET. Asst. Prof/ECE Dept.

DIGITAL FUNDAMENTALS

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Principles of Computer Architecture. Appendix A: Digital Logic

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Digital Principles and Design

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

G. D. Bishop, Electronics II. G. D. Bishop, Electronics III. John G. Ellis, and Norman J. Riches, Safety and Laboratory Practice

Experiment 8 Introduction to Latches and Flip-Flops and registers

Analogue Versus Digital [5 M]

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

UNIVERSITI TEKNOLOGI MALAYSIA

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

FUNCTIONS OF COMBINATIONAL LOGIC

ME 515 Mechatronics. Introduction to Digital Electronics

RS flip-flop using NOR gate

Dev Bhoomi Institute Of Technology PRACTICAL INSTRUCTION SHEET EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE:

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

THE KENYA POLYTECHNIC

DHANALAKSHMI SRINIVASAN INSTITUTE OF RESEARCH AND TECHNOLOGY CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN. I Year/ II Sem PART-A TWO MARKS UNIT-I

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops


SEMESTER ONE EXAMINATIONS 2002

Logic Design. Flip Flops, Registers and Counters

Registers and Counters

Lesson No Lesson No

Decade Counters Mod-5 counter: Decade Counter:

Contents Circuits... 1

Microprocessor Design

AE/AC/AT54 LINEAR ICs & DIGITAL ELECTRONICS DEC 2014

Page No.1. CS302 Digital Logic & Design_ Muhammad Ishfaq

Define the outline of formal procedures and compare different digital components like multiplexers, flip flops, decoders, adders.

Come and join us at WebLyceum

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

MC9211 Computer Organization

TWO MARK QUESTIONS EE6301 DIGITAL LOGIC CIRCUITS

Date: Author: New: Revision: x SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO ELN TWO

RS flip-flop using NOR gate

CHAPTER 4: Logic Circuits

Combinational Logic Design

Transcription:

COURSE TITLE : DIGITAL INSTRUMENTS PRINCIPLE COURSE CODE : 3075 COURSE CATEGORY : B PERIODS/WEEK : 4 PERIODS/SEMESTER : 72 CREDITS : 4 TIME SCHEDULE MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic 17 circuits Test II 1 3 Sequential logic circuits 17 Test III 1 4 ADC, DAC & MEMORIES 17 Test IV 1 Total 72 OBJECTIVES MODULE I 1.1. Understand number systems 1.1.1Explain the conversion from decimal to binary by actual division and tabulation with suitable example. 1.1.2 Study decimal and binary fractions and conversion of decimal fraction into binary with suitable examples. 1.1.3 Know the features of octal number system with suitable examples for conversion of decimal into octal and octal into binary. 1.1.4 Study octal fractions and conversion of decimal fraction into octal. 1.1.5 Know the features of Hexadecimal number system with suitable examples for conversion of decimal into Hexadecimal and Hexadecimal into binary. 1.1.6 Study Hexadecimal fraction and conversion of Hexadecimal into direct binary and back. 1.1.7 State the need for binary codes and list different types of binary codes. 1.1.8 Study the BCD codes, excess-3 code, Gray code and binary weighted codes with suitable examples. 1.1.9 Study ASCII code 1.1.10 Study EBCDIC and error detecting and correcting codes. 1.1.11 With suitable examples give the idea of binary arithmetic such as addition, subtraction, multiplication and division. 1.2. Understand Boolean algebra and logic simplifications 1.2.1 State the importance of logic theory and its applications. 1.2.2 Study the circuit diagram and explain the switching functions of AND, OR, XOR, and give their logic symbols 1.2.3 Draw symbols for NAND, NOR, NOT operation and discuss the advantages of using universal logic gates. 1.2.4 Know about the sum of product (SOP) expression, product of sum expression (POS.) minters and max terms 1.2.5 State the need for simplifying Boolean expression

1.2.6 Study the straight simplification with the help of logic rules and truth tables. 1.2.7 Study the basic principle of Karnaugh map.. 1.2.8 Study two variables, three variables and four variables K-maps with the help of suitable examples and its reductions. 1.2.9 Study an idea of Don t care terms. 1.2.10 Study reduction of Boolean expressions using K-map. 1.2.11 Study the idea of simplification in both SOP and POS form with the help of example 1.2.12 List the advantages and disadvantages of Karnaugh map. MODLULE II 2.1. Understand logic families 2.1.1 Classify digital logic gates on the basis of number of components incorporated with examples. 2.1.2 Study logic families. 2.1.3 Distinguish between positive and negative logic. 2.1.4 Describe how to represent logic gates by switches. 2.1.5 Give the detailed circuit description of transistor transfer logic and TTL inverter. 2.1.6 Know the terms VIL, VIH, VOL, VOH, Noise margin, noise immunity propagation delay. 2.1.7 Know the term current sourcing and current sinking, fan-in, fan-out, power dissipation, speed power product. 2.2.Understand combinational logic circuits 2.2.1 Study combinational logic circuits. 2.2.2 Design half adder, full adder, half subtractor, and full subtractor. 2.2.3 Design BCD adders. 2.2.4 Study the importance of Look-ahead carry adder with examples. 2.2.5 Study multiplexer & demultiplexer circuits 2.2.6 List and explain the various applications of multiplexers and demultiplexers. 2.2.7 Explain the operation of encoders and decoders. 2.2.8 Explain various decoders such as BCD to decimal, binary to excess 3 code, binary to gray code and BCD to 7 segment with suitable examples. 2.2.9 Study digital comparators. MODULE III 3.1. Understand sequential logic circuits 3.1.1 Study the sequential logic circuits 3.1.2 Distinguish between synchronous and asynchronous sequential logic circuits 3.1.3 Construct SR flip flop using NAND gates 3.1.4 Explain JK flip flop with the help of truth table and timing diagram. 3.1.5 Study the need for preset and clear inputs 3.1.6 Know the race around condition 3.1.7 Study master slave JK flip flop 3.1.8 Explain D flip flop, T flip flop with the help of diagram and truth table 3.1.9 Study the working of shift registers-serial in serial out, parallel in parallel out, parallel in serial out and serial in parallel out 3.1.10 Differentiate right shift and left shift registers 3.1.11 Give the application of shift registers 3.1.12 Know the working of ring counter and its applications 3.1.13 Explain Johnson counter and its applications 3.1.14 Study Binary counters 3.1.15 Differentiate synchronous and asynchronous counters

3.1.16 Study ripple counter 3.1.17 Design and implement modulo- N asynchronous counter upto 4 bit

MODULE IV 4.1. Understand different types memories 4.1.1 Explain semi conductor memory 4.1.2 List various types of memory 4.1.3 Distinguish between ROM and RAM 4.1.4 Explain basic principle of working of ROM 4.1.5 State different types of ROM 4.1.6 List different ROM and RAM ICs 4.1.7 Explain the working of dynamic memory 4.1.8 Compare Static RAM, Dynamic RAM 4.1.9 State the difference between Flash ROM and NVRAM 4.2. Understand D to A and A to D converters 4..2.1 Define accuracy 4..2.2 Define resolution 4..2.3 Calculate accuracy and resolution for DAC 4.2.4 Draw the block diagram of simple binary weighted DAC 4.2.5 Explain simple binary weighted DAC 4.2.6 Explain briefly R- 2R ladder type network for DAC 4.2.7 Study ADC 4.2.8 Define & calculate resolution for ADC 4.2.9 Study counter-ramp type ADC 4.2.10 List the advantages and disadvantage of counter ramp type ADC 4.2..11 Study successive approximation ADC 4.2.12 List the advantages and disadvantages of SA- ADC CONTENT DETAILS MODULE I Number System and Boolean algebra Number systems - decimal, binary, octal, Hex number system conversion from one system to another system Fractions in all the number systems and its conversions - use of binary codes, different types of binary codes, binary coded decimal, self complementing codes, ASCII Code, EBCDIC error detecting and correcting codes, binary addition, subtraction, multiplication and division. 1 st complement and 2 s complement method of subtraction Introduction to logic theory, switching functions AND, OR, NOT, NOR, NAND, EX-OR operations. The sum of products (SOP) expression, product of sum (POS) expression, switching circuits, truth tables, Boolean theorems and postulates - simplifications of Boolean expressions - simplifications using postulates and Karnaugh map. MODULE II Logic families SSI, MSI, LSI, VLSI and ULSI, existing logic families, positive and negative logic - Transistor Transistor Logic- standard TTL and Schottky TTL, TTL inverter,, noise margin, noise immunity, propagation delay, current sourcing and current sinking, fan in, fan out, power dissipation, speed power product, Comparison of advantages and disadvantages of various logic families Combinational Logic Circuit Introduction Design half adder, full adder, half subtractor, full subtractor, BCD adder- Look ahead Carry adder, multiplexer/data selector - basic 2 to 1MUX, 4 to 1 MUX, applications of

the MUX, demultiplexer, 1 to 2 demultiplexer, 1 to 4 demultiplexer, multiplexer and demultiplexerics-encoders and decoders, encoder and decoder Ics. BCD to decimal, BCD to 7 segment decoder encoder digital comparators MODULE III Sequential Logic Circuits Introduction - SR flip flop, SR latch - SR flip-flop using NAND gates, JK flip- flop with preset and clear inputs, D flip-flop, T flip-flop, Master Slave flip-flop Flip flop ICs Binary counters-design and implementation of asynchronous modulus N counter, up down counters-examples- Design and implementation of mod N synchronous (upto 4 bit) counters, and random sequence generators-examples.study of counter ICs, implementation of mod N counters. Shift registers, serial in serial out, parallel in parallel out, serial in parallel out, parallel in serial out shift registers, left shift and right shift registers applications of shift registers, ring counter, Johnson counter and applications. MODULE IV Memories Semi conductor memory- Non-volatile memories ROM PROM EPROM EEROM Flash ROM Volatile memories RAM static RAM - dynamic RAM specifications of memory like speed, access time,capacity, type Digital to analog conversion Binary weighted DAC R-2R ladder type network for DAC Analog to digital conversion Ramp type ADC Successive Approximation ADC TEXT BOOKS 1. Digital fundamentals - Floyd & Jain 2. Fundamentals of digital circuits - A. Anand Kumar REFERENCE BOOKS 1. Digital system principles and applications - Ronald J. Tocci 2. Digital Integrated Circuits - Bogart 3. Digital Logic Applications and Design - John M Yarbrough 4 Digital computer fundamentals - Thomas. C. Bartee 5. Digital electronics- An introduction to theory and practice - Gothman 6. Digital design - Mano 7 Digital Electronics - Green