MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM
|
|
- Rolf Peters
- 6 years ago
- Views:
Transcription
1 MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MDETS UCTECH's Modular Digital Electronics Training System is a modular course covering the fundamentals, concepts, theory and applications of digital electronics. It is designed as a starter course to provide new students with a good solid grounding in this area, before going on to specialized studies. The digital electronics training program is ideal for basic and intermediate advance studies in this field. The courseware is the compilation of the experiments from various good reference books version. The training system consists of a digital lab trainer (base unit) into which are plugged in 8 modular boards that match the experiments. Hundreds over experiments are provided which cover fundamental digital electronics theory, combinational digital electronics, sequential digital electronics, A/D, D/A and etc. The base unit provides the power supplies, basic instrumentation and accessories that are required to support the training module boards. 1
2 UCTECH Modular Digital Electronics Training System have 2 configurations: UCTECH Modular Digital Electronics Training System consists of : UCTECH Digital Lab Trainer (Digital Electronics Base Unit), UC-9200A UCTECH Digital Electronics Experiments Module Boards, UC-9200M UCTECH Computer Based Modular Digital Electronics Training System consists of : UCTECH Digital Lab Trainer (Digital Electronics Base Unit), UC-9200A UCTECH Digital Electronics Experiments Module Boards, UC-9200M PC Based Test Instruments, VIPS Computer Aided Learning Software Package, CAL-9200M Computer Management Software Package, CMS The basic set up for modular digital electronics training system is as shown below: MODULAR DIGITAL ELECTRONICS EXPERIMENTS SETUP DIGITAL LAB TRAINER (UC-9200A) + PLACE THE MODULE BOARDS ON THE LAB TRAINER OVER HUNDREDS OF DIGITAL ELECTRON- ICS EXPERIMENTS CAN BE CARRIED OUT. DIGITAL ELECTRONICS EXPERI- MENTS MODULE BOARDS (UC- 9200M) DIGITAL ELECTRONICS PROJECTS SETUP After performing the experiments, student s projects can be performed. DIGITAL LAB TRAINER (UC-9200A) + PROJECT BOARD OR BREADBOARD STUDENT S PROJECTS CAN BE PER- FORMED. + ELECTRONICS COMPONENTS 2
3 UCTECH DIGITAL LAB TRAINER (DIGITAL ELECTRONICS LAB BASE UNIT) FEATURES UC-9200A Built-in Digital Multimeter Built-in Function Generator Built-in 1MHz Frequency Counter Built-in Logic Probe Built-in Variable DC Power Supply Built-in Transistor Tester Built-in Seven Segment Display Built-in 8-Bit Data Switches Built-in 8-Bit LED Displays DESCRIPTIONS The digital lab trainer, UC-9200A is a base unit designed to provide training opportunities for the general purpose digital and logic circuits which with built-in power supplies and convenient logic indicator. The state of the logic is monitored on either a 2-stage 8 bits binary indicator or a 2 digits hexadecimal ( 7-segment ) LED display. The function generator provide TTL outputs upto 100kHz at 50% duty cycle. These outputs can be used as inputs to the digital circuits that are designed by the user. The DC output from the trainer are +/- 5V with overload protected. The base unit can be used together with the prebuilt digital electronic experimental modules, UC-9200M (Options) which can be integrated with practical, hands-on student projects. The Computer Management Software Package (CMS), can be used to monitor the progress of students as they work through the UCTECH digital electronics experimental modules, and to direct students to support activities that include Computer Aided Learning (CAL) lesson modules. SPECIFICATIONS SOLDERLESS BREADBOARD: DC POWER SUPPLY: Variable DC Power: +5VDC Power Supply: Interconnected nickel plated 1896/2320/2712 tie points, fitting all DIP sizes and all components with solid leads. Output voltage 0 ~ +15V and 0 ~ -15V. Maximum output current 300mA. Line regulation < 0.050%/V(at 25 o C). Load regulation<30mv(at 25 o C). Output voltage 5V +/- 0.25V (no load to full load). Maximum output current 1A. Maximum output current 100mA. -5VDC Power Supply: All DC power supplies equipped with short-circuit protection. 3
4 FUNCTION GENERATOR: Frequency ranges 1Hz ~ 10Hz 10Hz ~ 100Hz 100Hz ~ 1KHz 1KHz ~ 10KHz 10KHz - 100KHz (5 ranges). 0 ~ 12 Vp-p variable. 0 ~ 6 Vp-p variable. 0 ~ 8 Vp-p variable. 5V digital signal. Sine wave output : Triangle wave output : Square wave output : TTL output : DIGITAL MULTIMETER : DC Voltage : 100uV ~ 1000V. DC Current : 100nA ~ 10A. AC Voltage : 100mV ~ 750V rms. Resistance : 100mW ~ 2000W. Diode Test : Measure forward resistance of a semiconductor junction in KW. A test current of 1.5mA MAX. Transistor Test : NPN & PNP. FREQUENCY COUNTER : Upto 1MHz with MIN input voltage 5Vp-p. LOGIC PROBE : Test and display logic high or logic low. SEVEN SEGMENTS DISPLAY : 2 x common cathode seven segment displays with driver. PIN TIP/BANANA JACK: 2 PCS. PIN TIP/BNC JACK: 2 PCS. LED DISPLAYS : 8 bits LED displays. DATA SWITCHES : 8 bits data switches. PULSES SWITCHES : 2 PCS. A, A, B, B Outputs FUNCTION SWITCHES : 2 PCS. +5V, 0V, -5V each. SPEAKERS: 2 1 /4", 8W. ACCESSORIES: Power Cord, A Set of Patch Cord, Experiments and User Manual. 4
5 DIGITAL ELECTRONICS EXPERIMENTS MODULES UC-9200M The Digital Electronics Experimental Modules are fitted to the Digital Lab Trainer, UC- 9200A to carry out various experiments. The modules allow students to investigate a range of analog electronics topics. Students investigate each topic with hands on experimentation, circuit construction and evaluation tasks which are provided in the UCTECH Digital Electronics Modules experimental manual. There are set of 8 modules for digital electronics. The topics covered by the modules are as follow : FUNDAMENTAL OF DIGITAL LOGIC 1 MODULE NOT Gate To understand the meaning of TTL compatible. To learn how to interpret data sheet specifications. To recognize the electronic representation of a binary state and observe the proper operation of an inverter. OR Gates & AND Gates To verify experimentally the proper operation of an OR gate. To verify experimentally the proper operation of an AND gate. 5
6 NOR Gates To verify experimentally the expected operation of a NOR gate. To use a NOR gate as an inverter. To demonstrate that the NOR gate is an universal gate. NAND Gates To verify experimentally the expected operation of a NAND gate. To utilize a NAND gate as an inverter. To demonstrate that the NAND gate is an universal gate. Exclusive-OR Gates To investigate the logical properties of the exclusive-or function. To implement a number of different logic functions by means of exclusive-or gates Exclusive-OR Gates Boolean Algebra Fundamental Operations To utilize the fundamental operations of boolean algebra in logic-circuit measurements. To investigate the equivalence of boolean expressions experimentally. Boolean Algebra Theorems To verify some of the laws and theorems of boolean algebra by measurement. To use laws an theorems from boolean algebra to simplify boolean expressions. K-map Simplification To simplify and realize the logical expression using K-map. COMBINATIONAL OF DIGITAL LOGIC 1 MODULE Adders To investigate the logical properties of a half-adder. To investigate the logical properties of a full-adder. To construct a full-adder using half-adders. To use exclusive-or gates for the implementation of half-adders and full-adders. Adder-Subtracter To use a dual 4-input multiplexer to construct a full-adder. To use a dual 4-input multiplexer as a subtracter. COMBINATIONAL OF DIGITAL LOGIC 2 MODULE Digital Comparator To study the digital comparator circuit Parity Generator / Checker To study parity Generator / checker circuit 6
7 Binary Numbers To learn the binary number system. To learn binary-to-decimal number conversions. To learn decimal-to-binary number conversions. Binary-to-Gray / Gray-to-Binary Converter To study the binary-to-gray / gray-to-binary converter circuit Octal-to-Binary Encoder To study the octal-to-binary Encoder circuit. COMBINATIONAL OF DIGITAL LOGIC 3 MODULE 4-Input Multiplexer To observe the proper operation of a multiplexer. To verify the use of a multiplexer as a function generator. 1-Of-4 Decoder To verify the operation of a 1-of-4 decoder. To use a 1-of-4 decoder as a demultiplexer. To determine the effect of an open input. Priority Encoders To verify the operation of an 8-input encoder. To verify the operation of a 10-input (decimal) encoder. To learn the significance of priority. To determine the effect of an open input. Seven-Segment LEDs and Decoder Drivers To verify experimentally the characteristics of a seven-segment LED array. To properly connect a BCD-to-seven-segment decoder driver to a seven-segment LED array. 4-Bit Arithmetic Logic Unit To verify the logic capabilities of an MSI arithmetic logic unit. To use an arithmetic logic unit to perform binary addition and subtraction. To use an arithmetic logic unit for comparison. Decimal to BCD Encoder To study the proper operation of a decimal-to-bcd Encoder (74147) BCD-to-Decimal Decoder / Driver To study the proper operation of an 8421 BCD-to-decimal decoder. 7
8 SEQUENTIAL OF DIGITAL LOGIC 1 MODULE Flip-Flops To construct an RS flip-flop using NAND gates. To verify by experiment the logical properties of a JK master-slave flip-flop. Digital-Clock Oscillator To construct a crystal oscillator suitable for use as a digital clock. 4 - Phase Clock To learn how to use a '139 to generate non-overlapping clock pulses. To verify that the clock waveforms generated using '139 are "glitch" free. SEQUENTIAL OF DIGITAL LOGIC 2 MODULE Shift Registers To construct a shift register using flip-flops. To shift data into register serially. To shift data into register in parallel. To demonstrate the shift-right and shift-left functions of an MSI universal shift register. Ring Counter To use an MSI shift register to construct a ring counter. To use a power on reset circuit to parallel-load any desired number into a shift register. Binary Counters To construct fundamental binary counters. To use AND gates for binary-counter decoding. To use an MSI decoder-driver. SEQUENTIAL OF DIGITAL LOGIC 3 MODULE Up-Down Counters To demonstrate the proper connections for a binary up counter. To demonstrate the proper connections for a binary down counter. To connect and operate an MSI up-down counter. Presettable Counters To construct a presettable counter using an MSI up-down counter. To demonstrate the presettable up count sequence. To demonstrate the presettable down count sequence. 8
9 Shift Counters To construct a three-flip-flop shift counter. To observe the illegal count sequence in a mod-5 and a mod-6 shift counter. To construct decoding gates for a three-flip-flop shift counter. Random Access Memory (RAM) To learn memory addressing. To write data into a RAM. To read data from a RAM. TIMING OF DIGITAL LOGIC 1 MODULE Astable Multivibrator To learn the operating characteristics of an astable multivibrator. To verify experimentally the operating characteristics of a 555 timer used in the astable mode. Monostable Multivibrators To learn the operating characteristics of a monostable multivibrator. To verify experimentally the operating characteristics of a commercially available IC monostable multivibrator. Schmitt Trigger To study the proper operation of the Schmitt trigger circuit using Schmitt trigger ICs. DATA CONVERSIONS 1 MODULE Analog-to-Digital Conversion To study the analog-to-digital conversion of analog input signal and display on the LEDs. Digital-to-Analog Conversion To study the digital-to-analog conversion of the digital input to display the analog signal. 9
10 Laboratory Manuals : A set of student laboratory manuals consists of student workbooks and instructor s guide are provided, whereby the student workbook provides supporting theory and experiments covering the full range of UCTECH Digital Electronics Experiment Modules and the instructor s guide provides the answers to the experiments and technical information. Computer Aided Learning Software Package (Options) : With the addition of a PC to a student workstation, the CAL software package can be installed, where the student can learn the theory and experiments from the PC. These software package support the studies of students as they work through the UCTECH Digital Electronics Experiment Modules. Each CAL software package comprises theory, experiments and applications of the related topics. Standard Accessories: A set of patch cords. Student Workbook. Instructor s Guide. Options : PC Based Test Instruments, VIPS Computer Aided Learning Software Package, CAL-9200M Computer Management Software Package, CMS Due to constant upgradation in products, specifications are subject to change without notice. 10
[2 credit course- 3 hours per week]
Syllabus of Applied Electronics for F Y B Sc Semester- 1 (With effect from June 2012) PAPER I: Components and Devices [2 credit course- 3 hours per week] Unit- I : CIRCUIT THEORY [10 Hrs] Introduction;
More informationTribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology
Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology Course Title: Digital Logic Full Marks: 60 + 0 + 0 Course No.: CSC Pass Marks:
More informationMODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1
DAY MODU LE TOPIC QUESTIONS Day 1 Day 2 Day 3 Day 4 I Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation Phase Shift Wein Bridge oscillators.
More informationTEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)
1 TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC) Q.1 The flip-flip circuit is. a) Unstable b) multistable c) Monostable d) bitable Q.2 A digital counter consists of a group of a) Flip-flop b) half adders c)
More informationNorth Shore Community College
North Shore Community College Course Number: IEL217 Section: MAL Course Name: Digital Electronics 1 Semester: Credit: 4 Hours: Three hours of Lecture, Two hours Laboratory per week Thursdays 8:00am (See
More informationTRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES
TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS CEE 2800 Basic Logic Gates using TTL IC's (7 in 1) To verify the truth table For TTL AND, OR. NOT, NAND,NOR, EX-OR, & EX-NOR Gates. Instrument comprises
More information4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot
[Sem.III & IV] S.Lot. - 1 - [Sem.III & IV] S.Lot. - 2 - [Sem.III & IV] S.Lot. - 3 - Syllabus B.Sc. ( Instrumentation Practice ) Second Year ( Third and Forth Semester ) ( Effective from June 2014 ) [Sem.III
More information1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.
6.1.2 Sample Test Papers: Sample Test Paper 1 Roll No. Institute Name: Course Code: EJ/EN/ET/EX/EV/IC/IE/IS/MU/DE/ED/ET/IU Subject: Principles of Digital Techniques Marks: 25 1 Hour 1. All questions are
More informationBachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24
2065 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions:
More informationTIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic
COURSE TITLE : DIGITAL INSTRUMENTS PRINCIPLE COURSE CODE : 3075 COURSE CATEGORY : B PERIODS/WEEK : 4 PERIODS/SEMESTER : 72 CREDITS : 4 TIME SCHEDULE MODULE TOPICS PERIODS 1 Number system & Boolean algebra
More informationDIGITAL SYSTEM DESIGN UNIT I (2 MARKS)
DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function
More informationWINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationList of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate
List of the CMOS 4000 series 4000 - Dual tri-input NOR Gate and Inverter 4001 - Quad 2-input NOR gate 4002 - Dual 4-input NOR gate 4006-18 stage Shift register 4007 - Dual Complementary Pair Plus Inverter
More informationMinnesota State College Southeast
ELEC 2211: Digital Electronics II A. COURSE DESCRIPTION Credits: 4 Lecture Hours/Week: 2 Lab Hours/Week: 4 OJT Hours/Week: *.* Prerequisites: None Corequisites: None MnTC Goals: None Minnesota State College
More informationOperating Manual Ver.1.1
Event Counter Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731- 2555643 e mail : info@scientech.bz
More informationDigital Circuits I and II Nov. 17, 1999
Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits
More informationME 515 Mechatronics. Introduction to Digital Electronics
ME 55 Mechatronics /5/26 ME 55 Mechatronics Digital Electronics Asanga Ratnaweera Department of Faculty of Engineering University of Peradeniya Tel: 8239 (3627) Email: asangar@pdn.ac.lk Introduction to
More informationMUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL
1. A stage in a shift register consists of (a) a latch (b) a flip-flop (c) a byte of storage (d) from bits of storage 2. To serially shift a byte of data into a shift register, there must be (a) one click
More informationNORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE
NORTHWESTERN UNIVERSITY TECHNOLOGICL INSTITUTE ECE 270 Experiment #8 DIGITL CIRCUITS Prelab 1. Draw the truth table for the S-R Flip-Flop as shown in the textbook. Draw the truth table for Figure 7. 2.
More informationTYPICAL QUESTIONS & ANSWERS
DIGITALS ELECTRONICS TYPICAL QUESTIONS & ANSWERS OBJECTIVE TYPE QUESTIONS Each Question carries 2 marks. Choose correct or the best alternative in the following: Q.1 The NAND gate output will be low if
More informationEE Chip list. Page 1
Chip # Description 7400 Quadruple 2-Input Positive NANDS 7401 Quadruple 2-Input Positive NAND with Open-Collector Outputs 7402 Quadruple 2-input Positive NOR 7403 Quadruple 2-Intput Positive NAND with
More informationToday 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays
Today 3/8/ Lecture 8 Sequential Logic, Clocks, and Displays Flip Flops and Ripple Counters One Shots and Timers LED Displays, Decoders, and Drivers Homework XXXX Reading H&H sections on sequential logic
More informationSemester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering
Semester III Subject Name: Digital Electronics Subject Code: 09CT0301 Diploma Branches in which this subject is offered: Objective: The subject aims to prepare the students, To understand the basic of
More informationDepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)
DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201) Instructor Name: Student Name: Roll Number: Semester: Batch: Year: Department:
More informationDev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET
Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET LABORATORY MANUAL EXPERIMENT NO. 1 ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE :
More informationDigital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours
Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours Aim To investigate the basic digital circuit building blocks constructed from combinatorial logic or dedicated Integrated
More informationDIGITAL CIRCUIT COMBINATORIAL LOGIC
DIGITAL CIRCUIT COMBINATORIAL LOGIC Logic levels: one zero true false high low CMOS logic levels: 1 => 0.7 V DD 0.4 V DD = noise margin 0 =< 0.3 V DD Positive logic: high = 1 = true low = 0 = false Negative
More informationTheory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st
Lesson Plan Name of the Faculty : Priyanka Nain Discipline: Electronics & Communication Engg. Semester:5th Subject:DEMP Lesson Plan Duration: 15 Weeks Work Load(Lecture/Practical) per week (In Hours):
More informationFind the equivalent decimal value for the given value Other number system to decimal ( Sample)
VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI 65 009 Department of Information Technology Model Exam-II-Question bank PART A (Answer for all Questions) (8 X = 6) K CO Marks Find the equivalent
More informationPHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops
PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops Objective Construct a two-bit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flip-flop from discrete gates.
More informationChapter 9 MSI Logic Circuits
Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis
More informationPURBANCHAL UNIVERSITY
[c] Implement a full adder circuit with a decoder and two OR gates. [4] III SEMESTER FINAL EXAMINATION-2006 Q. [4] [a] What is flip flop? Explain flip flop operating characteristics. [6] [b] Design and
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationEngineering College. Electrical Engineering Department. Digital Electronics Lab
Engineering College Electrical Engineering Department Digital Electronics Lab Prepared by: Dr. Samer Mayaleh Eng. Nuha Odeh 2009/2010-1 - CONTENTS Experiment Name Page 1- Measurement of Basic Logic Gates
More informationReview : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10
School Course Name : : ELECTRICAL ENGINEERING 2 ND YEAR ELECTRONIC DESIGN LAB Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10 School of
More informationSolution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
More informationIntegrated Circuits 7
7 IC Test Clip Series For temporary connections to DIP package components Heavy-duty spring loaded hinge provides positive contact 20 AWG insulated gold contacts Color: white 22103 Part No. Product No.
More informationDate: Author: New: Revision: x SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO ELN TWO
SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO COURSE OUTLINE Course Title: DIGITAL ELECTRONICS Code No.: ELN 107-5 Program: ELECTRICAL/ELECTRONIC TECHNICIAN Semester: TWO Date: AUGUST
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More informationCS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION Spring 2012 Question No: 1 ( Marks: 1 ) - Please choose one A SOP expression is equal to 1
More informationDepartment of Computer Science and Engineering Question Bank- Even Semester:
Department of Computer Science and Engineering Question Bank- Even Semester: 2014-2015 CS6201& DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common to IT & CSE, Regulation 2013) UNIT-I 1. Convert the following
More informationEXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.
EXPERIMENT: 1 DATE: VERIFICATION OF BASIC LOGIC GATES AIM: To verify the truth tables of Basic Logic Gates NOT, OR, AND, NAND, NOR, Ex-OR and Ex-NOR. APPARATUS: mention the required IC numbers, Connecting
More informationDepartment of Electrical Engineering University of Hail Ha il - Saudi Arabia
Department of Electrical Engineering University of Hail Ha il - Saudi Arabia Laboratory Manual EE 200 Digital Logic Circuit Design October 2017 1 PREFACE This document is prepared to serve as a laboratory
More informationSEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur
SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators
More informationCourse Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2
Course Plan Semester: 4 - Semester Year: 2019 Course Title: DIGITAL ELECTRONICS Course Code: EC106 Semester End Examination: 70 Continuous Internal Evaluation: 30 Lesson Plan Author: Ms. CH SRIDEVI Last
More informationCS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603203 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Academic Year: 2015-16 BANK - EVEN SEMESTER UNIT I PART-A 1 Find the octal equivalent of hexadecimal
More informationDecade Counters Mod-5 counter: Decade Counter:
Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5
More informationComputer Architecture and Organization
A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationOperating Manual Ver.1.1
Johnson Counter Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731- 2555643 e mail : info@scientech.bz
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme. 2) The model answer and the answer written by candidate may
More informationPrinciples of Computer Architecture. Appendix A: Digital Logic
A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationBell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST
Program of Study Accelerated Digital Electronics TJHSST Dave Bell Course Selection Guide Description: Students learn the basics of digital electronics technology as they engineer a complex electronic system.
More informationR13 SET - 1 '' ''' '' ' '''' Code No: RT21053
SET - 1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in
More informationSAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO LOGIC & SWITCHING CIRCUITS NON-SEMESTERED TECHNICIAN PROGRAM
SAULT COLLEGE OF APPLED ARTS & TECHNOLOGY SAULT STE. MARE, ONTARO COURSE OUTLNE Course Title: LOGC & SWTCHNG CRCUTS Code No.: ELN 207 Program: Semester: Date: Author: NON-SEMESTERED TECHNCAN PROGRAM THREE
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationData Sheet. Electronic displays
Data Pack F Issued November 0 029629 Data Sheet Electronic displays Three types of display are available; each has differences as far as the display appearance, operation and electrical characteristics
More informationUniversity of Illinois at Urbana-Champaign
University of Illinois at Urbana-Champaign Digital Electronics Laboratory Physics Department Physics 40 Laboratory Experiment 3: CMOS Digital Logic. Introduction The purpose of this lab is to continue
More informationAIM: To study and verify the truth table of logic gates
EXPERIMENT: 1- LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various Logic gates and their output. COMPONENTS REQUIRED: KL-31001 Digital Logic Lab( Main
More informationSemester 6 DIGITAL ELECTRONICS- core subject -10 Credit-4
Semester 6 DIGITAL ELECTRONICS- core subject -10 Credit-4 Unit I Number system, Binary, decimal, octal, hexadecimal-conversion from one another-binary addition, subtraction, multiplication, division-binary
More informationElectrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York
NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York DEPARTMENT: SUBJECT CODE AND TITLE: COURSE DESCRIPTION: REQUIRED: Electrical and Telecommunications Engineering Technology TCET 3122/TC
More informationOperating Manual Ver.1.1
Keyboard Encoder Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731- 2555643 e mail : info@scientech.bz
More informationR13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A
SET - 1 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What are the characteristics of 2 s complement numbers?
More informationChapter 5 Flip-Flops and Related Devices
Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous
More informationRangkaian Sekuensial. Flip-flop
Rangkaian Sekuensial Rangkaian Sekuensial Flip-flop Combinational versus Sequential Functions Logic functions are categorized as being either combinational (sometimes referred to as combinatorial) or sequential.
More informationDIGITAL FUNDAMENTALS
DIGITAL FUNDAMENTALS A SYSTEMS APPROACH THOMAS L. FLOYD PEARSON Boston Columbus Indianapolis New York San Francisco Upper Saddle River Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montreal
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Lab Manual for Computer Organization Lab
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Bistable Storage Devices and Related Devices Introduction Latches and flip-flops are the basic single-bit memory elements used
More informationLab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017
University of Texas at El Paso Electrical and Computer Engineering Department EE 2169 Laboratory for Digital Systems Design I Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift
More information1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.
[Question 1 is compulsory] 1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. Figure 1.1 b) Minimize the following Boolean functions:
More informationDigital Electronics Course Outline
Digital Electronics Course Outline PLTW Engineering Digital Electronics Open doors to understanding electronics and foundations in circuit design. Digital electronics is the foundation of all modern electronic
More informationQuestion Bank. Unit 1. Digital Principles, Digital Logic
Question Bank Unit 1 Digital Principles, Digital Logic 1. Using Karnaugh Map,simplify the following boolean expression and give the implementation of the same using i)nand gates only(sop) ii) NOR gates
More informationDIGITAL ELECTRONICS: LOGIC AND CLOCKS
DIGITL ELECTRONICS: LOGIC ND CLOCKS L 6 INTRO: INTRODUCTION TO DISCRETE DIGITL LOGIC, MEMORY, ND CLOCKS GOLS In this experiment, we will learn about the most basic elements of digital electronics, from
More informationComputer Systems Architecture
Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation
More informationCPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH
CPE 200L LABORATORY 3: SEUENTIAL LOGIC CIRCUITS DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Learn to use Function Generator and Oscilloscope on the breadboard.
More informationContents Circuits... 1
Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...
More informationDigital Electronic Circuits and Systems
Digital Electronic Circuits and Systems Macmillan Basis Books in Electronics General Editor: Noel M. Morris, Principal Lecturer, North Staffordshire Polytechnic LINEAR ELECTRONIC CIRCUITS AND SYSTEMS:
More informationCHW 261: Logic Design
CHW 26: Logic Design Instructors: Prof. Hala Zayed Dr. Ahmed Shalaby http://www.bu.edu.eg/staff/halazayed4 http://bu.edu.eg/staff/ahmedshalaby4# Slide Digital Fundamentals CHAPTER 7 Latches, Flip-Flops
More informationOFC & VLSI SIMULATION LAB MANUAL
DEVBHOOMI INSTITUTE OF TECHNOLOGY FOR WOMEN, DEHRADUN - 24847 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Prepared BY: Ajay Kumar Gautam Asst. Prof. Electronics & Communication Engineering
More informationNirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy
Nirma University Institute of Technology Electronics and Communication Engineering Department Course Policy B. Tech Semester - III Academic Year: 2017 Course Code & Name : Credit Details : L T P C 4 2
More informationECE 2274 Pre-Lab for Experiment Timer Chip
ECE 2274 Pre-Lab for Experiment 6 555 Timer Chip Introduction to the 555 Timer The 555 IC is a popular chip for acting as multivibrators. Go to the web to obtain a data sheet to be turn-in with the pre-lab.
More informationAC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015
Q.2 a. Draw and explain the V-I characteristics (forward and reverse biasing) of a pn junction. (8) Please refer Page No 14-17 I.J.Nagrath Electronic Devices and Circuits 5th Edition. b. Draw and explain
More informationSubject : EE6301 DIGITAL LOGIC CIRCUITS
QUESTION BANK Programme : BE Subject : Semester / Branch : III/EEE UNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES Review of number systems, binary codes, error detection and correction codes (Parity
More informationVU Mobile Powered by S NO Group
Question No: 1 ( Marks: 1 ) - Please choose one A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register.
More informationLaboratory Objectives and outcomes for Digital Design Lab
Class: SE Department of Information Technology Subject Logic Design Sem : III Course Objectives and outcomes for LD Course Objectives: Students will try to : COB1 Understand concept of various components.
More informationPLTW Engineering Digital Electronics Course Outline
Open doors to understanding electronics and foundations in circuit design. Digital electronics is the foundation of all modern electronic devices such as cellular phones, MP3 players, laptop computers,
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationThe University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab
The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab Experiment #5 Shift Registers, Counters, and Their Architecture 1. Introduction: In Laboratory Exercise # 4,
More informationQUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW
QUICK GUIDE http://www.tutorialspoint.com/computer_logical_organization/computer_logical_organization_quick_guide.htm COMPUTER LOGICAL ORGANIZATION - OVERVIEW Copyright tutorialspoint.com In the modern
More informationThe word digital implies information in computers is represented by variables that take a limited number of discrete values.
Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic
More information7454 4x2 AND/NOR x4 AND/NOR x2 Ex-NOR/Ex-OR x NAND 2x INVERTER X8 OR/NOR 14. EXPANDER x4 AND EXPANDER 14
NAND GATES 7400 4x2-Input 14 7401 4x2-Input 14 7403 4x2-Input 14 7410 3x3-Input 14 7412 3x3-Input 14 7420 2x4-Input 14 7422 2x4-Input 14 7426 4x2-Input 15V 14 7430 1x8-Input 14 74133 1x13-Input 16 74134
More informationSequential Digital Design. Laboratory Manual. Experiment #7. Counters
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationDIGITAL ELECTRONICS MCQs
DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8
More informationPHY 351/651 LABORATORY 9 Digital Electronics The Basics
PHY 351/651 LABORATORY 9 Digital Electronics The Basics Reading Assignment Horowitz, Hill Chap. 8 Data sheets 74HC10N, 74HC86N, 74HC04N, 74HC03N, 74HC32N, 74HC08N, CD4007UBE, 74HC76N, LM555 Overview Over
More informationReaction Game Kit MitchElectronics 2019
Reaction Game Kit MitchElectronics 2019 www.mitchelectronics.co.uk CONTENTS Schematic 3 How It Works 4 Materials 6 Construction 8 Important Information 9 Page 2 SCHEMATIC Page 3 SCHEMATIC EXPLANATION The
More informationEECS 140 Laboratory Exercise 7 PLD Programming
1. Objectives EECS 140 Laboratory Exercise 7 PLD Programming A. Become familiar with the capabilities of Programmable Logic Devices (PLDs) B. Implement a simple combinational logic circuit using a PLD.
More informationDigital Circuits. Innovation Fellows Program
Innovation Fellows Program Digital Circuits, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Topics Digital Electronics TTL and CMOS Logic National Instrument s
More informationECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER
ECB2212 - DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER SUBMITTED BY ASHRAF HUSSAIN (160051601105) S SAMIULLAH (160051601059) CONTENTS >AIM >INTRODUCTION
More informationPhysics 323. Experiment # 10 - Digital Circuits
Physics 323 Experiment # 10 - Digital Circuits Purpose This is a brief introduction to digital (logic) circuits using both combinational and sequential logic. The basic building blocks will be the Transistor
More information