EE 109 Homework 6 State Machine Design Name: Score:

Similar documents
Latches, Flip-Flops, and Registers. Dr. Ouiem Bchir

ASYNCHRONOUS COUNTER CIRCUITS

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Lecture 8: Sequential Logic

Logic Design. Flip Flops, Registers and Counters

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Digital Circuits ECS 371

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

Experiment 8 Introduction to Latches and Flip-Flops and registers

RS flip-flop using NOR gate

EE292: Fundamentals of ECE

RS flip-flop using NOR gate

LATCHES & FLIP-FLOP. Chapter 7

Unit 11. Latches and Flip-Flops

Engr354: Digital Logic Circuits

Review of digital electronics. Storage units Sequential circuits Counters Shifters

ECE 341. Lecture # 2

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Part 4: Introduction to Sequential Logic. Basic Sequential structure. Positive-edge-triggered D flip-flop. Flip-flops classified by inputs

Asynchronous (Ripple) Counters

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Logic Design II (17.342) Spring Lecture Outline

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

EKT 121/4 ELEKTRONIK DIGIT 1

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

Flip-Flops and Sequential Circuit Design

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Sequential Design Basics

D Latch (Transparent Latch)

Digital Logic Design ENEE x. Lecture 19

EECS 270 Midterm Exam Spring 2011

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

CHAPTER 11 LATCHES AND FLIP-FLOPS

Digital Circuit And Logic Design I. Lecture 8

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Digital Circuit And Logic Design I

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

Digital Fundamentals: A Systems Approach

COMP2611: Computer Organization. Introduction to Digital Logic

Clocks. Sequential Logic. A clock is a free-running signal with a cycle time.

Chapter 5 Synchronous Sequential Logic

Digital Fundamentals

EECS 270 Group Homework 4 Due Friday. June half credit if turned in by June

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

CHAPTER 6 COUNTERS & REGISTERS

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

Introduction to Microprocessor & Digital Logic

Chapter. Synchronous Sequential Circuits

Counters

Spring 2017 EE 3613: Computer Organization Chapter 5: The Processor: Datapath & Control - 1

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

CHAPTER 4: Logic Circuits

Chapter 4. Logic Design

6. Sequential Logic Flip-Flops

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

CHAPTER 4: Logic Circuits

cascading flip-flops for proper operation clock skew Hardware description languages and sequential logic

CSE140: Components and Design Techniques for Digital Systems. More D-Flip-Flops. Tajana Simunic Rosing. Sources: TSR, Katz, Boriello & Vahid

ELCT201: DIGITAL LOGIC DESIGN

Rangkaian Sekuensial. Flip-flop

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Other Flip-Flops. Lecture 27 1

Digital Fundamentals: A Systems Approach

Synchronous Sequential Logic

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit.

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

Chapter 5: Synchronous Sequential Logic

Chapter 8 Sequential Circuits

Introduction to Sequential Circuits

INTRODUCTION TO SEQUENTIAL CIRCUITS

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

L5 Sequential Circuit Design

Sequential Circuits: Latches & Flip-Flops

EET2411 DIGITAL ELECTRONICS

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

12/31/2010. Overview. 12-Latches and Flip Flops Text: Unit 11. Sequential Circuits. Sequential Circuits. Feedback. Feedback

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Practice Homework Problems for Module 3

1. Convert the decimal number to binary, octal, and hexadecimal.

Principles of Computer Architecture. Appendix A: Digital Logic

UNIVERSITI TEKNOLOGI MALAYSIA

1.b. Realize a 5-input NOR function using 2-input NOR gates only.

Counter dan Register

Switching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)

Course Administration

Counters. ENT 263 Digital Electronics

FLIP-FLOPS AND RELATED DEVICES

PGT104 Digital Electronics. PGT104 Digital Electronics

Topic D-type Flip-flops. Draw a timing diagram to illustrate the significance of edge

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)

Chapter 5 Sequential Circuits

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

Transcription:

EE 9 Homework 6 State Machine esign Name: Score: ue: See Blackboard Blackboard ONLY Submission. While the Blackboard submission may not require you to go through all the design steps (such as drawing out state diagrams or circuits, you should make sure to go through all the steps on your own. HW 6a Blackboard orm. [BB] (8 pts.) Complete the following waveform for a -Latch with active-high clock ( responds to when C=). Remember latches are level sensitive. To enter your answer online, select which transitions of the clock, C, or the -input (indicated by a timestamp) will cause to toggle (i.e. change from to or to ). If doesn't change do not enter that timestamp as an answer. C 2 6 3 5 3 4 5 7 8 9 2 4 6 2. [BB] (5 pts.) Complete the waveform for the following design involving two negative edgetriggered flip-flops. Note: OUT is a combinational logic function of the outputs. Note: Combinational logic gates are UNAECTE by the clock (only s use the clock signal). Thus, a change in the inputs to logic gates causes an immediate change (after a small propagation delay) in the outputs. or and 2 indicate their value during the middle of clock cycles A through. or OUT indicate which timestamps of or will cause (either directly or via and 2) OUT to toggle (from to or to ) OUT 2 CK / CK /2

A B C E 2 3 5 7 9 4 6 8 2 OUT 3. [BB] (2 pts.) Analyze the sequential circuit below that implements a 4-bit sequence checker. ind and identify what sequence this circuit is checking for (i.e. the shortest sequence of that will make =) by complete the waveform (Notice the state machine is in reset at the first clock edge and will not respond to ). Enter the sequence being checked and waveform values in the Blackboard submission., State Name SInit SA SC SB 2 3 4 5 6 7 8 9 STATE SInit 2

4. [BB] (5 pts.) Study the following sequential circuit and answer the questions below. A B C a.) How many states will there be in the state diagram for this circuit? b.) When we found the state diagram, what would be the maximum number of transition arrows originating from a state? c.) If A is held constant at for more than one clock, can the output,, be? HW 6b Blackboard orm 5. [BB] (2 pts.) Below is a state diagram for a simple, home alarm system. To turn the alarm system on or off, the user has to enter a code correctly and then hit the enter key. If the alarm system is on (in the monitor state), the user can deactivate it by entering the code correctly. If, however, they enter it incorrectly two times in a row, then the user may actually be an intruder, so the system should enter the alarm state and stay there forever (until reset). esign a state machine to implement this diagram. Use flip-flops and for state assignment O =, MONITOR =, WRONG =, and ALARM =. Be sure to implement the initial state using the / signal. a.) Enter your excitation (-input) equations on Blackboard b.) Enter your output equations on Blackboard c.) Show the initial state () configuration on Blackboard. 3

ENTER WRONG Alarm= ALARM Alarm= Monitor O Alarm= Alarm= ENTER ENTER + CORRECT 6. [BB] (2 pts.) esign a state machine that compares two unsigned binary numbers, A and B, input serially (-bit at a time for each of A and B) starting with the LSB and working up to more significant bits. You need not worry about how many bits the numbers are, just keeping checking the A and B inputs. You should have three states: E, LT, and GT with three corresponding outputs: E, LT, GT which should be asserted when in the corresponding state. Hint: As an example, think about the numbers: A= and B=. If you started at the LSB s ( and ) you would say they are equal. Once you looked at the second bit and you would say A>B, but when you looked at the next bit ( and ), what would you say is the relationship? esign the system using positive-edge triggered lip-flops (w/ preset and clear inputs). Use two state variables, and, with the state assignment GT=, E=, LT=, ( = on tcare). Enter your excitation (-input) equations and output equations on Blackboard. Use the preset and clear inputs along with the signal to initialize the state machine to the initial state E and enter your configuration on Blackboard. a.) Enter your (-input) excitation equations on Blackboard b.) Enter your output equations on Blackboard c.) Show the initial state () configuration on Blackboard. d.) Show the waveform of the operation of [2:] on Blackboard. 4

Waveform for problem (Note: is LOW and is HIGH initially) A B 2 3 4 5 6 State E 7. [BB] (2 pts.) esign a 3-bit own Counter (i.e. counting down:,,,,,,,, ). This counter has one input OWN. The circuit should not count (it should stay at it s current value) if OWN=. The circuit should count down if OWN=. In this case, the outputs are just the state values: 2,, which form the 3-bit count value. raw a state diagram of this machine. On power on (reset) the counter should start at 2,, = Using positive-edge triggered -lip-lops implement the circuit (show all steps.) ind the next-state equations for the flip-flop inputs (excitation variables). Use the state variables 2, and. a.) Enter your excitation (-input) equations on Blackboard b.) Show the initial state () configuration on Blackboard. c.) Show the waveform of the operation of [2:] on Blackboard. Waveform for problem 7. (Note: 2,, and are HIGH initially) OWN 2 2 3 4 5 6 7 8 9 5