Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)
|
|
- Amelia Suzan Melton
- 6 years ago
- Views:
Transcription
1 Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory Can store, retain, and then retrieve information 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 1
2 Sequential Circuits Consists of a combinational circuit connected to storage elements to form a feedback path Storage elements contain binary information which can define the state of the sequential circuit A sequential circuit is specified by a time sequence of inputs, outputs, and internal states 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 2
3 Sequential Circuits Two main types of sequential circuits A function of the timing of their signals 1. Synchronous sequential circuit is a system whose behavior can be defined from the knowledge of its signals at discrete instants of time 2. Asynchronous sequential circuit depends upon the input signals at any instant of time and the order in which the inputs change Often a combinational circuit with feedback to implement storage elements May become unstable at times; difficult to design Will not be covered 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 3
4 Synchronous Sequential Circuits Synchronous sequential circuits use storage elements that operate at discrete instants of time Clock generator provides synchronization (signal often called clock or clk) Clock pulses are distributed throughout the system in such a way that storage elements are affected only with the arrival of each pulse This pulse determines when computational activity will occur within the circuit, and other signals (external inputs and otherwise) determine what changes will take place affecting the storage elements and the outputs 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 4
5 Synchronous Sequential Circuits Often called clocked sequential circuits The activity within the circuit and the resulting updating of stored values is synchronized to the occurrence of clock pulses Most frequently used as they seldom have instability problems Their timing is easily broken down into independent discrete steps, each of which can be considered separately 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 5
6 Sequential Circuits: Flip-Flops Flops Storage elements (memory) used in clocked sequential circuits are flip-flops A binary storage device capable of storing one bit of information In a stable state, the output of a flip-flop is either 0 or 1 A sequential circuit may use many flip-flops to store as many bits as necessary 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 6
7 Sequential Circuits: Flip-Flops Flops The outputs and value that is stored in a flip-flop when the clock pulse occurs, are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both) Prior to the occurrence of the next clock pulse, the combinational logic forming the next value of the flip-flop must have reached a stable value Otherwise the flip-flop will capture transitional values and the circuit will fail 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 7
8 Sequential Circuits: Flip-Flops Flops The speed at which the combinational logic circuits operate is critical If the clock (synchronizing) pulses arrive at a regular interval the combinational logic must respond to a change in the state of the flip-flop in time to be updated before the next pulse arrives Propagation delays play an important role in determining the minimum interval between clock pulses that will allow the circuit to operate correctly 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 8
9 Sequential Circuits: Flip-Flops Flops A change in state of the flip-flops is initiated only by a clock pulse transition (0 to 1) When a clock pulse is not active, the feedback loop between the value stored in the flip-flop and the value formed at the input to the flip-flop is effectively broken because the flip-flop outputs cannot change even if the outputs of the combinational circuit driving their inputs change in value The transition from one state to the next occurs only at predetermined intervals dictated by the clock pulses 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 9
10 Storage Elements: Latches A storage element in a digital circuit can maintain a binary state indefinitely (as long as power is delivered to the circuit), until directed by an input signal to switch states Differ in the manner in which the inputs affect the binary state Latches operate with signal levels (level sensitive) Flip-flops operate with signal transitions (edge sensitive) Built with latches so we will cover them Latches are useful in asynchronous sequential circuits 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 10
11 SR Latch: NOR SR latch is a circuit with two cross-coupled NOR gates, and two inputs labeled S for set and R for reset Latch has two useful states When Q = 1 and Q' = 0, it is in the set state When Q = 0 and Q' = 1, it is in the reset state When both inputs are equal to 1 outputs Q and Q' are no longer complements of each other Forbidden 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 11
12 SR Latch: NOR Under normal conditions, both inputs of the latch remain at 0 unless the state has to be changed Applying a momentary 1 to the S causes the latch to go to the set state S must go back to 0 before any other changes take place (ie. R) Applying a momentary 1 to the R causes the latch to go to the reset state R must go back to 0 before any other changes take place (ie. S) 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 12
13 SR Latch: NAND SR latch with two crosscoupled NAND gates operates with both inputs normally at 1, unless the state of the latch has to be changed Applying 0 to the S input causes output Q to go to 0, and Q' to a 1 Applying 0 to the R input causes output Q to go to 1, and Q' to a 0 Avoid setting both to 0 Input and output signals for the SR NAND latch are the complement of the SR NOR latch Sometimes referred to as an S'R' or S R latch 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 13
14 SR Latch with Enable Basic SR latch can be modified by providing an enable signal for the other two inputs The outputs do not change as long as the enable signal remains at 0 When the enable input goes to 1, information from the S or R input is allowed to affect the latch as stated before SR Latches are typically not used because of the possibility of the forbidden condition 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 14
15 D Latch Ensure that inputs S and R are never equal to 1 (for NAND SR Latch w/enable) at the same time to eliminate the undesirable condition in the SR latch Use an inverter to set R to S' S becomes D (for data) When En = 0, the output doesn t change When En = 1, the output, Q becomes D and Q' becomes D' 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 15
16 D Latch Often called a transparent latch since output follows changes in the data input as long as the enable input is asserted A latch is designated by a rectangular block with inputs on the left and outputs on the right (normal and complement) For the NAND SR latch, bubbles are added to the inputs to indicate that setting and resetting occur with a logic-0 signal An inverter could be placed at the enable input so that it will be active low 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 16
17 Storage Elements: Flip-Flops Flops The state of a latch or flipflop is switched by a change in the control input; called a trigger Using a D Latch would cause problems since a full feedback loop is active while clock is high D Flip-Flop is preferred as it only allows data to be captured for an instance and then the feedback loop is closed Combination circuit cannot change and deliver new outputs in that small amount of time 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 17
18 Positive Edge-Triggered D Flip-Flop Flop Constructed with two D Latches, master and slave When Clk is low, the master is capturing while the slave is holding on its previous value When the Clk switches high (rising edge), the master stops capturing and the slave captures the value the master had (Q is this value) when the Clk changed Later, when Clk switches low (falling edge), the slave starts holding its previous value while the master starts capturing again; Q does not change Remove first inverter to make it negative edge-triggered (Don t need to know figure 5.10) 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 18
19 Edge-Triggered D Flip-Flop Flop Timing response Setup time: minimum time that D must be maintained before the clock transition Hold time: minimum time that D must be maintained after the clock transition Propagation delay time: interval between the trigger edge and the stabilization of the output Symbol is similar to the D latch, except for the arrowhead-like symbol (dynamic input) in front of Clk A bubble indicates a negative edge trigger 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 19
20 JK Flip-Flops Flops Allows full control with only 2 inputs, J and K Characteristic Equation: Q(t+1) = JQ' + K'Q 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 20
21 T Flip-Flops Flops Output doesn t change when T = 0 Toggles output when T = 1 Characteristic Equation: Q(t+1) = TQ' + T'Q = T Q 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 21
22 Direct Inputs Some flip-flops may have direct inputs to set or reset the circuit Required to establish the initial state of a circuit on power-up Asynchronous; state of clock is not important Direct reset or Clear sets the flip-flop to 0 Direct set or Preset sets the flip-flop to Roberto Muscedere Images 2013 Pearson Education Inc. 22
23 Analysis with State Equations State equation specifies the next state as a function of the present state and inputs A(t+ 1) = A(t)x(t) + B(t)x(t) B(t+ 1) = A'(t)x(t) y(t) = [A(t) + B(t)]x'(t) Drop (t) to simplify equation form: A(t+ 1) = Ax + Bx B(t+ 1) = A'x y = [A + B]x' 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 23
24 State Table A sequential circuit with m flip-flops and n inputs needs 2 m+n rows Example (m=2, n=1): ABx is the input Use all combinations Derive outputs based on state equations: A(t+ 1) = Ax + Bx B(t+ 1) = A'x y = [A + B]x' 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 24
25 Alternative State Table Inputs are states Needs 2 m rows Output shows next state for each input combination 2 n x (states + outputs) columns 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 25
26 State Diagram Numbers in side circles show the state (AB) Lines between circles show how the current state changes to the next If no change, a looped line back to the same state is shown x/y near lines show inputs/outputs values 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 26
27 Analysis with D Flip-Flops Flops Use new notation: D A = A x y Change to state equations: A(t+1) = D A A(t+1) = A x y 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 27
28 Analysis with JK Flip-Flops Flops 1. Determine flip-flop inputs in terms of present state and input variables 2. List binary values for each input equation 3. Use flip-flop characteristics table to determine next state Example: J A = B K A = Bx' J B = x' K B = A'x + Ax' = A x 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 28
29 Analysis with JK Flip-Flops Flops Find next state: J A = B K A = Bx' J B = x' K B = A x 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 29
30 Analysis with JK Flip-Flops Flops Or substitute into characteristic equations: J A = B K A = Bx' J B = x' K B = A x A(t + 1) = J A A' + K A 'A = BA' + (Bx')'A = A'B + AB' + Ax B(t + 1) = J B B' + K B 'B = x'b' + (A x)'b = B'x' + ABx + A'Bx' 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 30
31 Analysis with T Flip-Flops Flops Same method as JK Inspect circuit: T A = Bx T B = x y = AB 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 31
32 Analysis with T Flip-Flops Flops Find next state: T A = Bx T B = x y = AB 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 32
33 Analysis with T Flip-Flops Flops Or substitute into characteristic equations: T A = Bx T B = x y = AB A(t + 1) = T'A + TA' = (Bx)'A + (Bx)A' = AB' + Ax' + A'Bx B(t + 1) = T'B + TB' = x B 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 33
34 Finite State Machines (FSM) - Mealy Mealy Machine Uses both state information and inputs to generate outputs Inputs should be registered to ensure proper synchronization of outputs 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 34
35 Finite State Machines (FSM) - Moore Moore Machine Uses only the state information to generate outputs State information is already registered to ensure proper synchronization of outputs 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 35
36 State Reduction m flip-flops may have 2 m states Reducing m may reduce overall circuit size May not as extra circuits to accommodate for reduction may increase the size in the end Example: Use letter symbols instead of binary values Examine state transitions, inputs, and outputs 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 36
37 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 37 State Reduction State Reduction Generate state table: Output Input a g f g f f e d c b a a State
38 State Reduction Given a completely specified state table: Two states are said to be equivalent if, for each member of the set of inputs, they give exactly the same output and send the circuit either to the same state or to an equivalent state State e and g are equivalent, remove g 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 38
39 State Reduction State d and f are equivalent, remove f Reduction can be done systematically 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 39
40 State Assignment Must assign unique binary code to each state Options are: 1. Binary: may have some unused states; don t cares can reduce logic 2. Gray code: Easier to implement the Boolean functions for the transitions between states 3. One-Hot: Can reduce the overall number of decoders in the circuit, but it requires more flipflops 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 40
41 HDL Blocking/Non-Blocking Feedback path from flip-flops to combinational circuit back to flip-flops is not instant Use non-blocking assignments ( <= ) to honour this behaviour Sets the value for the next clock edge Blocking assignments ( = ) honour the behaviour of step-bystep or software evaluation Useful for intermediate computation or complex behavioural circuits Cannot mix block and non-blocking assignments on the same register in a process 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 41
42 Non-Blocking For example, C is the value stored in the flip-flop C will be changed on the rising edge of the next clock E is set to the current C, not the new value set to change on the rising edge of the clock Register can only be assigned once per branch // Verilog-2001 module nblock (output reg C, E, input CK, A, B, input [1:0] D); CK) begin if (D==0) C <= A B C; else if (D==1) C <= A&B&C; else if (D==2) C <= A^B^C; else C <= ~C; //(D==3) E <= C; end endmodule 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 42
43 Non-Blocking All branches of if and case must be assigned either with else or default respectively Otherwise circuit will use a controlled feedback (shown) or an enable on flip-flop (more logic, bigger circuit) // Verilog-2001 module nblock (output reg C, E, input CK, A, B, input [1:0] D); CK) begin if (D==0) C <= A B C; else if (D==1) C <= A&B&C; else if (D==2) C <= A^B^C; E <= C; end endmodule 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 43
44 Blocking Blocking assignments leading up to non-blocking assignments are processed in series Similar to software T is never actually a register, just wires since its value is not read at the beginning of the process If T were read, it would become a register and the last assignment would be the value saved in the flip-flop... C <= A B; D <= A B + C; E <= A B + D;... // Verilog-2001 module block (output reg [6:0] C, D, E, input CK, input [4:0] A, B); reg [6:0] T; CK) begin T = A; T = T + 2; T = T + B; C <= T; D <= T + C; T = T + D; E <= T; // T never exists as a // register end endmodule 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 44
45 Inferring D Latches Inferring D latches in a design requires that the output of a register is set using a non-blocking assignment (<=) on a condition based on the clock (CK) which is not prefixed by posedge or negedge in the sensitivity list In this example, T (computed earlier with a blocking assignment) is loaded into Y when CK is high // Verilog-2001 module circuit_latch (output reg Y, input CK, A, B); reg T; A, B) begin // some logic with A and B // with results in T // eg. T = A + B; if (CK) Y <= T; end endmodule 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 45
46 Inferring D Flip-Flops Flops Inferring D flip-flop in a design requires that the output of a register is set using a non-blocking assignment (<=) on a condition based on the clock (CK) which is prefixed only by posedge or negedge in the sensitivity list In this example, T (computed earlier with a blocking assignment) is loaded into Y on the positive edge of CK (as noted by the sensitivity list) // Verilog-2001 module circuit_ff (output reg Y, input CK, A, B); reg T; CK) begin // some logic with A and B // with results in T // eg. T = A + B; Y <= T; end endmodule 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 46
47 Inferring D Flip-Flops Flops with Direct Inputs Inferring D flip-flop with direct inputs (eg. reset or preset) in a design requires that the procedure be encased with an if where all desired outputs are set to 0 (or 1) based on the reset or preset condition The else of if should contain non-reset/nonpreset logic // Verilog-2001 module circuit_ffr (output reg Y, input CK, R, A, B); reg T; CK, negedge R) begin if (!R) Y <= 0; else begin // some logic with A and B // with results in T // eg. T = A + B; Y <= T; end end endmodule 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 47
48 FSM HDL of Zero Detector Y is not registered; don t set it in posedge process Last value of blocked registers honoured Moore FSM since Y doesn t depend on X directly // Verilog-2001 module zerodetect_moore (output reg Y, input CK, R, X); reg [1:0] cs, ns; CK, negedge R) if (!R) cs <= 2'b00; else cs <= ns; X) begin Y = 0; ns = 2'b00; casex ({cs,x}) 3'b00_0: ns = 2'b00; 3'b00_1: ns = 2'b01; 3'b01_1: ns = 2'b11; 3'b11_1: ns = 2'b10; 3'b10_1: ns = 2'b10; default: Y = 1; endcase end endmodule 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 48
49 FSM HDL of Zero Detector Y is not registered; set in assign based on current state and input X Mealy FSM since Y depends on X directly // Verilog-2001 module zerodetect_mealy (output Y, input CK, R, X); reg [1:0] cs; CK, negedge R) if (!R) cs <= 2'b00; else begin casex ({cs,x}) 3'b00_1: cs <= 2'b01; 3'b01_1: cs <= 2'b11; 3'b1x_1: cs <= 2'b10; default: cs <= 2'b00; endcase end assign Y = (cs==0)? 0 : ~X; endmodule 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 49
50 Design Procedure or Methodology Industry relies on automated synthesis tools for designing massive integrated circuits Synthesis tools use D flip-flops Possible to use JK and T flip-flops Designers do not concern themselves with the type of flip-flop Focus is on correctly describing the sequential functionality of the circuit Designing combinational circuits requires a truth table Designing clocked sequential circuits requires a set of specifications, state table (series of steps), a series of combinational circuits 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 50
51 Design Procedure or Methodology Number of flip-flops is determined from the number of states needed in the circuit and the choice of state assignment codes Combinational circuit is derived from the state table by evaluating the type of flip-flop and its input equations and output equations Steps: 1. Derive state table/diagram, and reduce states 2. Assign binary values to the states, and adjust table 3. Select flip-flop type, add to state table if necessary 4. Derive the flip-flop input and output equations 5. Draw the logic diagram 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 51
52 Design Example - D Flip-flops 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 52
53 Design Example - D Flip-flops 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 53
54 Design Example - JK Flip-flops 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 54
55 Design Example - JK Flip-flops 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 55
56 Design Example - T Flip-flops 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 56
57 Design Example - T Flip-flops Every sequential design should have a reset signal 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 57
Chapter 5: Synchronous Sequential Logic
Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs
More informationDigital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic
Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential
More informationSynchronous Sequential Logic. Chapter 5
Synchronous Sequential Logic Chapter 5 5-1 Introduction Combinational circuits contains no memory elements the outputs depends on the inputs Synchronous Sequential Logic 5-2 5-2 Sequential Circuits Sequential
More informationSynchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
More informationSequential Logic Circuits
Sequential Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch- Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has memory
More informationPart II. Chapter2: Synchronous Sequential Logic
課程名稱 : 數位系統設計導論 P-/77 Part II Chapter2: Synchronous Sequential Logic 教師 : 郭峻因教授 INSTRUCTOR: Prof. Jiun-In Guo E-mail: jiguo@cs.ccu.edu.tw 課程名稱 : 數位系統設計導論 P-2/77 Special thanks to Prof. CHING-LING SU for
More informationB.Tech CSE Sem. 3 15CS202 DIGITAL SYSTEM DESIGN (Regulations 2015) UNIT -IV
B.Tech CSE Sem. 3 5CS22 DIGITAL SYSTEM DESIGN (Regulations 25) UNIT -IV SYNCHRONOUS SEQUENTIAL CIRCUITS OUTLINE FlipFlops SR,D,JK,T Analysis of Synchronous Sequential Circuit State Reduction and Assignment
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationSynchronous Sequential Logic
Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential
More informationSynchronous Sequential Logic
Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2012 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential
More informationChapter 5 Synchronous Sequential Logic
EEA051 - Digital Logic 數位邏輯 Chapter 5 Synchronous Sequential Logic 吳俊興國立高雄大學資訊工程學系 December 2005 Chapter 5 Synchronous Sequential Logic 5-1 Sequential Circuits 5-2 Latches 5-3 Flip-Flops 5-4 Analysis of
More informationChapter. Synchronous Sequential Circuits
Chapter 5 Synchronous Sequential Circuits Logic Circuits- Review Logic Circuits 2 Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs. Performs
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Sequential Circuits Latches and Flip-Flops Analysis of Clocked Sequential Circuits HDL Optimization Design Procedure Sequential Circuits Various definitions Combinational
More informationChapter 5. Introduction
Chapter 5 Synchronous Sequential Logic Chapter 5 Introduction Circuits require memory to store intermediate data Sequential circuits use a periodic signal to determine when to store values. A clock signal
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationUNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram
UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational
More informationSynchronous Sequential Logic
Synchronous Sequential Logic -A Sequential Circuit consists of a combinational circuit to which storage elements are connected to form a feedback path. The storage elements are devices capable of storing
More informationDigital Logic Design I
Digital Logic Design I Synchronous Sequential Logic Mustafa Kemal Uyguroğlu Sequential Circuits Asynchronous Inputs Combinational Circuit Memory Elements Outputs Synchronous Inputs Combinational Circuit
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationChapter 5 Sequential Circuits
Logic and omputer Design Fundamentals hapter 5 Sequential ircuits Part 1 Storage Elements and Sequential ircuit Analysis harles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationSynchronous Sequential Logic
MEC520 디지털공학 Synchronous Sequential Logic Jee-Hwan Ryu School of Mechanical Engineering Sequential Circuits Outputs are function of inputs and present states Present states are supplied by memory elements
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 4 SYNCHRONOUS SEQUENTIAL LOGIC Sequential circuits
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationCombinational / Sequential Logic
Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output
More informationUNIT IV. Sequential circuit
UNIT IV Sequential circuit Introduction In the previous session, we said that the output of a combinational circuit depends solely upon the input. The implication is that combinational circuits have no
More information2 Sequential Circuits
2 2.1 State Diagrams and General Form 0/0 1/0 Start State 0 /0 1/1 State 1 /1 0/1 State Diagram of a Change Detector ( Mealy-machine). The output Y assumes 1 whenever the input X has changed. Otherwise
More informationECE 25 Introduction to Digital Design. Chapter 5 Sequential Circuits ( ) Part 1 Storage Elements and Sequential Circuit Analysis
EE 25 Introduction to igital esign hapter 5 Sequential ircuits (5.1-5.4) Part 1 Storage Elements and Sequential ircuit Analysis Logic and omputer esign Fundamentals harles Kime & Thomas Kaminski 2008 Pearson
More informationChapter 8 Sequential Circuits
Philadelphia University Faculty of Information Technology Department of Computer Science Computer Logic Design By 1 Chapter 8 Sequential Circuits 1 Classification of Combinational Logic 3 Sequential circuits
More informationLecture 11: Synchronous Sequential Logic
Lecture 11: Synchronous Sequential Logic Syed M. Mahmud, Ph.D ECE Department Wayne State University Aby K George, ECE Department, Wayne State University Contents Characteristic equations Analysis of clocked
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More information`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationCOE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Sequential Circuits Memory Elements Latches Flip-Flops Combinational
More informationIntroduction to Sequential Circuits
Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationUnit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1
Unit 9 Latches and Flip-Flops Dept. of Electrical and Computer Eng., NCTU 1 9.1 Introduction Dept. of Electrical and Computer Eng., NCTU 2 What is the characteristic of sequential circuits in contrast
More informationUnit-5 Sequential Circuits - 1
Unit-5 Sequential Circuits - 1 1. With the help of block diagram, explain the working of a JK Master-Slave flip flop. 2. Differentiate between combinational circuit and sequential circuit. 3. Explain Schmitt
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More informationWWW.STUDENTSFOCUS.COM + Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Introduction to Unit III 2. SKILLS ADDRESSED: Listening I year, 02 sem CS6201 Digital Principles
More informationFlip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.
Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationEECS150 - Digital Design Lecture 19 - Finite State Machines Revisited
EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More information(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement
Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs
More informationCHAPTER 11 LATCHES AND FLIP-FLOPS
CHAPTER 11 1/25 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop
More informationProblems with D-Latch
Problems with -Latch If changes while is true, the new value of will appear at the output. The latch is transparent. If the stored value can change state more than once during a single clock pulse, the
More informationVignana Bharathi Institute of Technology UNIT 4 DLD
DLD UNIT IV Synchronous Sequential Circuits, Latches, Flip-flops, analysis of clocked sequential circuits, Registers, Shift registers, Ripple counters, Synchronous counters, other counters. Asynchronous
More informationChapter 5 Sequential Circuits
Logic and Computer Design Fundamentals Chapter 5 Sequential Circuits Part 2 Sequential Circuit Design Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View Show mode)
More informationChapter 3 Unit Combinational
EE 2: igital Logic ircuit esign r Radwan E Abdel-Aal, OE Logic and omputer esign Fundamentals hapter 3 Unit ombinational 4 Sequential Logic esign ircuits Part Implementation Technology and Logic esign
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationThe word digital implies information in computers is represented by variables that take a limited number of discrete values.
Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationDIGITAL CIRCUIT LOGIC UNIT 11: SEQUENTIAL CIRCUITS (LATCHES AND FLIP-FLOPS)
DIGITAL CIRCUIT LOGIC UNIT 11: SEQUENTIAL CIRCUITS (LATCHES AND FLIP-FLOPS) 1 iclicker Question 16 What should be the MUX inputs to implement the following function? (4 minutes) f A, B, C = m(0,2,5,6,7)
More informationCS T34-DIGITAL SYSTEM DESIGN Y2/S3
UNIT III Sequential Logic: Latches versus Flip Flops SR, D, JK, Master Slave Flip Flops Excitation table Conversion of Flip flops Counters: Asynchronous, synchronous, decade, presettable Shift Registers:
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationDigital Circuit And Logic Design I. Lecture 8
Digital Circuit And Logic Design I Lecture 8 Outline Sequential Logic Design Principles (1) 1. Introduction 2. Latch and Flip-flops 3. Clocked Synchronous State-Machine Analysis Panupong Sornkhom, 2005/2
More informationDigital Circuit And Logic Design I
Digital Circuit And Logic Design I Lecture 8 Outline Sequential Logic Design Principles (1) 1. Introduction 2. Latch and Flip-flops 3. Clocked Synchronous State-Machine Panupong Sornkhom, 2005/2 2 1 Sequential
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 05 February 23, 2012 Dohn Bowden 1 Today s Lecture Analysis of Clocked Sequential Circuits Chapter 13 2 Course Admin 3 Administrative Admin
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationAdvanced Digital Logic Design EECS 303
Advanced Digital Logic Design EECS 303 http://ziyang.eecs.northwestern.edu/eecs303/ Teacher: Robert Dick Office: L477 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298 Outline Introduction Reset/set
More informationOther Flip-Flops. Lecture 27 1
Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.
More informationELE2120 Digital Circuits and Systems. Tutorial Note 7
ELE2120 Digital Circuits and Systems Tutorial Note 7 Outline 1. Sequential Circuit 2. Gated SR Latch 3. Gated D-latch 4. Edge-Triggered D Flip-Flop 5. Asynchronous and Synchronous reset Sequential Circuit
More informationEECS 3201: Digital Logic Design Lecture 9. Ihab Amer, PhD, SMIEEE, P.Eng.
EECS 3201: Digital Logic Design Lecture 9 Ihab Amer, PhD, SMIEEE, P.Eng. Progress so far 2 Digital Logic Classification Digital Logic Combinational o/p s depend on i/p s only E.g. Logic Gates Sequential
More informationThe outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).
1 The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). The value that is stored in a flip-flop when the clock pulse occurs
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 8 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationChapter 3. Boolean Algebra and Digital Logic
Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationLATCHES & FLIP-FLOP. Chapter 7
LATCHES & FLIP-FLOP Chapter 7 INTRODUCTION Latch and flip flops are categorized as bistable devices which have two stable states,called SET and RESET. They can retain either of this states indefinitely
More informationSequential logic. Circuits with feedback. How to control feedback? Sequential circuits. Timing methodologies. Basic registers
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Bistable Storage Devices and Related Devices Introduction Latches and flip-flops are the basic single-bit memory elements used
More informationEE292: Fundamentals of ECE
EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits
More information6. Sequential Logic Flip-Flops
ection 6. equential Logic Flip-Flops Page of 5 6. equential Logic Flip-Flops ombinatorial components: their output values are computed entirely from their present input values. equential components: their
More informationMore on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Level-sensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Latches, Flip-Flops, and Timers Chapter 6 Traffic Signal Control Traffic Signal Control: State Diagram Traffic Signal Control: Block Diagram Traffic Signal Control:
More informationSwitching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)
Switching Circuits & Logic Design, Fall 2011 Final Examination (1/13/2012, 3:30pm~5:20pm) Problem 1: (15 points) Consider a new FF with three inputs, S, R, and T. No more than one of these inputs can be
More informationECE 341. Lecture # 2
ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will
More informationSri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering
Sri Vidya College of Engineering And Technology Virudhunagar 626 005 Department of Electrical and Electronics Engineering Year/ Semester/ Class : II/ III/ EEE Academic Year: 2017-2018 Subject Code/ Name:
More informationcascading flip-flops for proper operation clock skew Hardware description languages and sequential logic
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
More informationChapter 5 Flip-Flops and Related Devices
Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous
More informationDigital Circuits ECS 371
igital Circuits ECS 371 r. Prapun Suksompong prapun@siit.tu.ac.th Lecture 17 Office Hours: BK 3601-7 Monday 9:00-10:30, 1:30-3:30 Tuesday 10:30-11:30 1 Announcement Reading Assignment: Chapter 7: 7-1,
More informationSwitching Circuits & Logic Design
Switching Circuits & Logic Design Jie-Hong oland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Fall 22 Latches and Flip-Flops http://www3.niaid.nih.gov/topics/malaria/lifecycle.htm
More informationP U Q Q*
ECE 27 Learning Outcome 3 - - Practice Exam A LEARNING OUTCOME #3: an ability to analyze and design sequential logic circuits. Multiple Choice select the single most appropriate response for each question.
More informationReview of Flip-Flop. Divya Aggarwal. Student, Department of Physics and Astro-Physics, University of Delhi, New Delhi. their state.
pp. 4-9 Krishi Sanskriti Publications http://www.krishisanskriti.org/jbaer.html Review of Flip-Flop Divya Aggarwal Student, Department of Physics and Astro-Physics, University of Delhi, New Delhi Abstract:
More information