SVT DAQ. Per Hansson Adrian HPS Collaboration Meeting 10/27/2015

Similar documents
DAQ Systems in Hall A

Update on DAQ for 12 GeV Hall C

ECAL LED system update. A. Celentano

Front End Electronics

Front End Electronics

Update on DAQ for 12 GeV Hall C. Brad Sawatzky

HPS Slow Controls Overview

GERDA GeDDAQ. Status, operation, integration. INFN Padova INFN & University Milano. Calin A. Ur

HAPD and Electronics Updates

C8491 C8000 1/17. digital audio modular processing system. 3G/HD/SD-SDI DSP 4/8/16 audio channels. features. block diagram

A pixel chip for tracking in ALICE and particle identification in LHCb

C8000. switch over & ducking

CMS Conference Report

The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC

Paul Dauncey For the CALICE-UK electronics group. A. Baird, D. Bowerman, P. Dauncey, R. Halsall, M. Postranecky, M.Warren, O.

Scintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector

A fast and precise COME & KISS* QDC and TDC for diamond detectors and further applications

BABAR IFR TDC Board (ITB): requirements and system description

LHCb and its electronics.

Self-Test and Adaptation for Random Variations in Reliability

RTPC 12 Simulation. Jixie Zhang Aug 2014

Progress Update FDC Prototype Test Stand Development Upcoming Work

FPGA IMPLEMENTATION AN ALGORITHM TO ESTIMATE THE PROXIMITY OF A MOVING TARGET

Digilent Nexys-3 Cellular RAM Controller Reference Design Overview

Outline. GEM R&D and assembly facilities at UVa. Cosmic test results. Update on the cm 2 GEM prototype

Last time, we saw how latches can be used as memory in a circuit

Level and edge-sensitive behaviour

DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN

A flexible FPGA based QDC and TDC for the HADES and the CBM calorimeters TWEPP 2016, Karlsruhe HADES CBM

Paul Rubinov Fermilab Front End Electronics. May 2006 Perugia, Italy

Getting Started with the LabVIEW Sound and Vibration Toolkit

LHCb and its electronics. J. Christiansen On behalf of the LHCb collaboration

Compact Muon Solenoid Detector (CMS) & The Token Bit Manager (TBM) Alex Armstrong & Wyatt Behn Mentor: Dr. Andrew Ivanov

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

WINTER 15 EXAMINATION Model Answer

EECS150 - Digital Design Lecture 3 Synchronous Digital Systems Review. Announcements

ALICE Muon Trigger upgrade

KEK. Belle2Link. Belle2Link 1. S. Nishida. S. Nishida (KEK) Nov.. 26, Aerogel RICH Readout

SuperB- DCH. Servizio Ele<ronico Laboratori FrascaA

New Filling Pattern for SLS-FEMTO

Electronics Status and Upgrade Opportunities for Flash ADC and 12GeV Trigger Hardware

Risk Risk Title Severity (1-10) Probability (0-100%) I FPGA Area II Timing III Input Distortion IV Synchronization 9 60

FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD

EECS150 - Digital Design Lecture 18 - Circuit Timing (2) In General...

Trigger Report. Wesley H. Smith CMS Trigger Project Manager Report to Steering Committee February 23, 2004

Zebra2 (PandA) Functionality and Development. Isa Uzun and Tom Cobb

Single-Event Upsets in the PANDA EMC

THE UPGRADE PATH FROM LEGACY VME TO VXS DUAL STAR CONNECTIVITY FOR LARGE SCALE DATA ACQUISITION AND TRIGGER SYSTEMS

Diamond detectors in the CMS BCM1F

6. Sequential Logic Flip-Flops

ECEN454 Digital Integrated Circuit Design. Sequential Circuits. Sequencing. Output depends on current inputs

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

New Results on the Electron Cloud at the Los Alamos PSR

THE Collider Detector at Fermilab (CDF) [1] is a general

The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration

First evaluation of the prototype 19-modules camera for the Large Size Telescope of the CTA

Lecture 11: Sequential Circuit Design

S.Cenk Yıldız on behalf of ATLAS Muon Collaboration. Topical Workshop on Electronics for Particle Physics, 28 September - 2 October 2015

Universal Mode. Survey Settings. The Universal Toolbar. First Run - Initial Configuration via the Setup Button

Report from the 2015 AHCAL beam test at the SPS. Katja Krüger CALICE Collaboration Meeting MPP Munich 10 September 2015

CHARACTERIZATION OF END-TO-END DELAYS IN HEAD-MOUNTED DISPLAY SYSTEMS

The TRIGGER/CLOCK/SYNC Distribution for TJNAF 12 GeV Upgrade Experiments

Drift Tubes as Muon Detectors for ILC

SRS - Short User Guide

An extreme high resolution Timing Counter for the MEG Upgrade

OPERATION MANUAL. USF-1013DEMUX Digital Audio Demultiplexer. 2 nd Edition. Software Version Higher

8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM

PITZ Introduction to the Video System

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

PICOSECOND TIMING USING FAST ANALOG SAMPLING

SuperFRS GEM-TPC Development Status Report

An Overview of Beam Diagnostic and Control Systems for AREAL Linac

Dual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications

LOW POWER AND HIGH PERFORMANCE SHIFT REGISTERS USING PULSED LATCH TECHNIQUE

MTL Software. Overview

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

Installation of a DAQ System in Hall C

Polarized Source Development Run Results

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

Atlas Pixel Replacement/Upgrade. Measurements on 3D sensors

Sequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,

THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE

16-BIT LOAD CELL/DUAL STATUS INPUT

Impact of Intermittent Faults on Nanocomputing Devices

CMS Tracker Synchronization

DT9834 Series High-Performance Multifunction USB Data Acquisition Modules

Commissioning and Initial Performance of the Belle II itop PID Subdetector

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

Combinational vs Sequential

Local Trigger Electronics for the CMS Drift Tubes Muon Detector

RF2TTC and QPLL behavior during interruption or switch of the RF-BC source

CESR BPM System Calibration

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

An FPGA Implementation of Shift Register Using Pulsed Latches

University of Oxford Department of Physics. Interim Report

DEDICATED TO EMBEDDED SOLUTIONS

CSC Data Rates, Formats and Calibration Methods

Triple RTD. On-board Digital Signal Processor. Linearization RTDs 20 Hz averaged outputs 16-bit precision comparator function.

EECS150 - Digital Design Lecture 15 Finite State Machines. Announcements

Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used

Transcription:

SVT DAQ Per Hansson Adrian HPS Collaboration Meeting 10/27/2015

Overview Trigger rate improvements Optimized data format Shorter APV25 shaping time Single event upset monitor Data integrity Plans 2

Deadtime Improvements: Simulation Engineering run in green We are running with yellow settings NOTE: the average rate here is input or ungated rate 3

Deadtime Improvements: DAQ setup Trigger using special ecal configuration HV OFF Two crystals with low thresholds (all other super large) Singles-0 and singles-1 active with different thresholds (to allow fine tuning of rates) Event size with ECal only is ~ 1kB per event SVT is configured normally Chiller at +5C: hybrids at ~8C while running) Bias at 180V All FEBs and hybrids included (if not otherwise specified) New thresholds derived and applied at this temperature Event size with SVT was ~4kB per event SVT asserts busy based on internal APV25 pipeline status Good news is that we never crashed with the SVT in (run for hours with lots of high rates) => Busy is working. 4

Deadtime Improvements: GUI rates No TI and TI 1/4 are simulated rates, stat. uncertainty obvious at high rates Live time seems turns down at the same place (except June tests) 5

Deadtime Improvements Big improvement DAQ live time with this setup is about 92% at 35kHz. Drops to about 45% at 45kHz Up to 35kHz within few percent from simulation. At 45kHz we are around 40% lower than simulation. Not clear why. Issues Hard to get a good measurement at 40-50kHz because rates as measured fluctuates wildly One idea is that rate measurements are not integrating long enough (we are close to the limit) We also had an issue correlating the CODA GUI and EPICS variable rates (we sum all gated rates) Next steps Hold off more tests until DAQ has been upgraded (new OS and network) Figure out any last (significant) difference w.r.t. simulation 6

SVT Data Format Data from a single RCE (14 in the event) MULTISAMPLE_DATA BANK-of-BANKs SVT_EVENT_HEADER UINT32 DATA TI_EVENT_HEADER TI_DATA UINT32 DATA SVT_DATA_EVENT_ HEADER SVT_DATA SVT_DATA_HEADER MULTISAMPLES MULTISAMPLES SVT_DATA_TAIL MULTISAMPLE_TAIL Each trigger: For each APV ch. passing thresholds: MULTISAMPLE_DATA: 6 samples from an APV ch. MULTISAMPLE_TAIL: Type of multisample, Ch ID, error bits For every APV in that RCE MULTISAMPLE_DATA: error/sync and de-multiplexing data MULTISAMPLE_TAIL: Type of multisample, Ch ID, error bits Call this multisample header All headers mode : this is engineering run 2014 First header mode removes all but one multisample headers per RCE No header mode removes all but one multisample headers 7

SVT Data Format SVT overhead reduction ~ 0.075 Engineering run had up to 80 overhead words from APV25 chips per ROC New format has 4 Large fraction of SVT data was overhead Needed for data integrity checks: implemented those in firmware now We have typically more APV25 chips than hits in the SVT With ECal in special mode, and NO beam, we see a 86% reduction in SVT bank size and ~70% reduction in HPS event size. 8

Trigger Delay and Faster Shaping Time Increase adjustment of sampling point: DONE not tested Added firmware option to delay triggers being sent to Front End Board in steps of 8 ns. Allows for more optimal timing-in of SVT to improve pile-up rejection: we are picky Reduce APV25 shaping time to 35ns Less sensitive to pile-up Hopefully slightly better time resolution Ongoing work 24ns shift 9

Single Event Upset Monitor Monitor the FPGA for errors Xilinx FPGA in FEB has ability to continually monitor the configuration for errors caused by Single Event Upsets (SEUs), typically caused by neutron radiation Not enabled during the Engineering run Implementation Option 1: stream asynchronous data to mounted filesystem continuously (time stamped) Implement registers for monitoring and alarms (EPICS and ALH) DAQ will lock up in case of errors Ongoing work 10

Data Integrity SVT DAQ Errors Latency setting Burst mode noise 11

SVT Data Integrity Analysis Analysis is ongoing Initially looked at subset of errors in 10% of the data Saw very few (~500) data link error issues More importantly saw ~2% of the events affected by SyncError ; this error latches on (and was responsible for missing hybrids that some shifters found) Work is ongoing to look at all runs and all errors; will give an update soon Physics analysis There is now (~pass3+) an event flag (lcio &DST) that tells you if there was any issues related to the SVT DAQ 12

13

14

Operations and Plans Currently operating with SVT at -20C Plan is to continue with this for a few more weeks Adjust APV25 shaping time Tune ADC sampling points across the system Investigate hybrid with handful of APV25 channels showing abnormal behavior Misc. Need to replace broken RTD Need to add new flow meter (at JLab now) We plan not to test the spare flange due to unnecessary risks (unless analysis show link errors more prevalent) GUI updates 15

Summary Large improvement in rates using TI busy Expect reduction of SVT event size with about 80% Ongoing work this fall Tune SVT operating points Implement SEU software and test More rate tests with updated DAQ Spares Documentation Data format note DAQ notes/papers 16