AE/AC/AT54 LINEAR ICs & DIGITAL ELECTRONICS DEC 2014

Similar documents
WINTER 15 EXAMINATION Model Answer

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

THE KENYA POLYTECHNIC

1. Convert the decimal number to binary, octal, and hexadecimal.

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MODULE 3. Combinational & Sequential logic

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Contents Circuits... 1

ME 515 Mechatronics. Introduction to Digital Electronics

Decade Counters Mod-5 counter: Decade Counter:

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

[2 credit course- 3 hours per week]

WINTER 14 EXAMINATION

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

EE292: Fundamentals of ECE

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

PURBANCHAL UNIVERSITY

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

DIGITAL ELECTRONICS MCQs

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

Computer Systems Architecture

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

TYPICAL QUESTIONS & ANSWERS

CCE RR REVISED & UN-REVISED KARNATAKA SECONDARY EDUCATION EXAMINATION BOARD, MALLESWARAM, BANGALORE G È.G È.G È..

REPEAT EXAMINATIONS 2002

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

AIM: To study and verify the truth table of logic gates

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

Counter dan Register

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Question Bank. Unit 1. Digital Principles, Digital Logic

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

Logic Design Viva Question Bank Compiled By Channveer Patil

SEMESTER ONE EXAMINATIONS 2002

Analogue Versus Digital [5 M]

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.

LATCHES & FLIP-FLOP. Chapter 7

Department of Computer Science and Engineering Question Bank- Even Semester:

COMP2611: Computer Organization. Introduction to Digital Logic

Sequential Logic Circuits

Final Exam review: chapter 4 and 5. Supplement 3 and 4

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

Digital Fundamentals: A Systems Approach

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Chapter 9 MSI Logic Circuits

The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.

1.b. Realize a 5-input NOR function using 2-input NOR gates only.

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

Module -5 Sequential Logic Design

Introduction. Serial In - Serial Out Shift Registers (SISO)

BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE

Chapter 5 Sequential Circuits

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Asynchronous (Ripple) Counters

Scanned by CamScanner

CHAPTER 4: Logic Circuits

Logic. Andrew Mark Allen March 4, 2012

IT T35 Digital system desigm y - ii /s - iii

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

North Shore Community College

PESIT Bangalore South Campus

CHAPTER 6 COUNTERS & REGISTERS

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT

Registers and Counters

CHAPTER 4: Logic Circuits

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

MC9211 Computer Organization

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

Minnesota State College Southeast

DIGITAL FUNDAMENTALS

Chapter 4. Logic Design

Subject : EE6301 DIGITAL LOGIC CIRCUITS

A MISSILE INSTRUMENTATION ENCODER

Computer Organization & Architecture Lecture #5

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Encoders and Decoders: Details and Design Issues

Unit 11. Latches and Flip-Flops

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

Transcription:

Q.2a. Give the classification of different IC technologies. IETE 1

b.for a differential amplifier using ideal op-amp(shown in Fig. 2) (i) Find the output voltage v o (ii) Show that the output corresponding to common-mode voltage ( v 1 v 2 ) R R v CM = is zero if = 2 2 R R1 (iii) Find CMRR of the amplifier if R R 2 R R1 (12) Fig.2 IETE 2

Q.3 a. Draw and explain the circuit diagram of the voltage to current converter (Transconductance Amplifier). (8) IETE 3

IETE 4

b.explain the following non-ideal dc characteristics of real op-amp: (i) Input bias current (ii) Input offset current (iii) Input offset voltage (iv) Thermal drift Q.3 b. Refer Section 3.2 of textbook Linear Integrated Circuits, Revised Second Edition, D Roy Choudhury, Shail B. Jain, New Age International Publishers. Q.4 a. Design a circuit diagram of non-inverting integrator, also derive it s input output relation. b.design a circuit diagram of zero crossing detector using op-amp as comparator. IETE 5

Q.5 a. Describe the pin diagram of 555 timer IC and give examples of its application. IETE 6

b.design a circuit diagram of 3 bit R-2R Ladder DAC and also derive it s input output relation. c.explain the working of Series Op-Amp voltage regulator with its circuit diagram. IETE 7

Ans: Refer Section 3.2 of textbook Linear Integrated Circuits, Revised Second Edition, D Roy Choudhury, Shail B. Jain, New Age International Publishers. Q.6a. What are alphanumeric codes? Give suitable example and numbers of bits in the code? Ans a. Codes that represent letters of the alphabet, punctuation marks and other special characters as well as numbers are called as alphanumeric codes. Most widely used alphanumeric code is the American Standard Code for information Interchange(ASCII) and it is of 7 bits. 2 7 = 128 possible code groups. b.what is the advantage and disadvantage of encoding a decimal number in BCD as compared with straight binary? Ans The main advantage of the BCD code is the relative ease of converting to and from a decimal compared to straight binary conversion to and from decimal. Disadvantage is that we require a large number of bits for BCD representation 137 10 = 10001001 2 (binary, 7 bits) 137 10 = 0001 0011 0111 (BCD, 12 bits) c. Perform the following conversions: (i) (1011.0011) 2 = ( ) 10 (ii) (204.125) 10 = ( ) 16 (iii) (25.25) 10 = ( ) 2 (iv) (B4.C9) 16 = ( ) 10 (v) (5431.4) 8 = ( ) 16 Ans (i) (1011.0011) 2 = (28.1875 ) 10 (ii) (204.125) 10 = (CC.2) 16 (iii) (25.25) 10 = (11001.01) 2 (iv) (B4.C9) 16 = (180.78515) 10 (v) (5431.4) 8 = (B19.8) 16 Q.7 a. What are the advantages of digital systems over analog systems? Ans Advantages of digital systems: (i) Digital systems are easier to design (ii) Information storage is easy (iii) Accuracy and precision are greater (iv) operation can be programmed (v) Less affected by noise (vi) More digital circuits can be fabricated on IC Chips. b.minimize the given expression by using Boolean algebra, Y = B(1 + C)(B + BC)(B + D) Ans. B(1+C)(B+B C)(B+D) = B(B+C)(B+D) IETE 8

=(BB+BC)(B+D) =(B+BC)(B+D) =B(1+C)(B+D) =B(B+D) =BB+BD=B(1+D) =B c.design a combinational logic circuit with three input variables(say A, B, C) that produce a logic 1 output (say Y)when more than one input variables are logic 1.Draw the truth table and minimize expression using k-map. Ans. c. The truth table for given problem is shown below, A, B and C as input and Y output From truth table solving k-map we get, Y= AC + BC + AB and logic diagram as shown above Q.8 a. What is Multiplexer? Draw the logic diagram and functional table for the 4 1 MUX. Ans. Multiplexer is a digital switch. It allows digital information from several sources to be routed onto a IETE 9

single output line. The basic multiplexer has several data-input lines and a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally, there are 2 n input lines and n selection lines whose bit combinations determine which input is selected.. Therefore, multiplexer is 'many into one' and it provide the digital equivalent of anlog selection switch.4 to one line MUX is shown below : b. Design a Full Adder Circuit using two Half adder circuits and other basic gate? Ans. IETE 10

Q.9 a. Compare between Synchronous sequential circuits and asynchronous sequential circuits? Ans Synchronous sequential circuits In synchronous circuits, memory elements are clocked flip-flops. In synchronous circuits, the change in input signals can affect memory element upon activation of clock signal. The maximum operating speed of clock depends on time delays involved Easier to design. Asynchronous sequential circuits In asynchronous circuits, memory elements are either unclocked flip-flops or time delay elements. In asynchronous circuits change in input signals can affect memory element at any instant of time. Because of absence of clock, asynchronous circuits can operate faster than synchronous circuits. More difficult to design. b.draw the circuit diagram of J-K flip-flop using NAND gate and draw the truth table and excitation table of J-K flip-flop. IETE 11

J-K flip-flop using nand gate and draw the truth table and exitaion table of J-K flip-flop. Truth table Excitation Table c. Explain and draw 4 bit Serial In / Parallel Out Shift Register, show the status of register at various clock pulses if data 10111 is fed into it. Ans. 4 bit Serial In / Parallel Out Shift Register Textbook 1. Linear Integrated Circuits, Revised Second Edition, D Roy Choudhury, Shail B. Jain, New Age International Publishers. 2. Digital Systems Principles and Applications, Ninth Edition, Ronald J Tocci, Neal S Widmer and Gregory L. Moss, Pearson Education, 2008 IETE 12