USB 3.1 ENGINEERING CHANGE NOTICE

Similar documents
Prepare for Next Generation USB Technology Testing

Next Generation 인터페이스테크놀로지트렌드

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Fast Ethernet Consortium Clause 25 PMD-EEE Conformance Test Suite v1.1 Report

Agenda. HDMI Overview and updates Additional resources

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

100G CWDM Link Model for DM DFB Lasers. John Petrilla: Avago Technologies May 2013

PCI Express. Francis Liu Project Manager Agilent Technologies. Nov 2012

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013

Serial ATA International Organization

New Serial Link Simulation Process, 6 Gbps SAS Case Study

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

SV1C Personalized SerDes Tester

40G SWDM4 MSA Technical Specifications Optical Specifications

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

InfiniBand Trade Association

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

DisplayPort TX & RX Testing Solutions

InfiniBand Trade Association

40G SWDM4 MSA Technical Specifications Optical Specifications

For the SIA. Applications of Propagation Delay & Skew tool. Introduction. Theory of Operation. Propagation Delay & Skew Tool

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

10GBASE-LRM Interoperability & Technical Feasibility Report

100G EDR and QSFP+ Cable Test Solutions

SV1C Personalized SerDes Tester. Data Sheet

Duobinary Transmission over ATCA Backplanes

Keysight Technologies M8048A ISI Channels

USB3.1 / Type-C / Power Delivery Test Challenge and Solution

Features: Compliance: Applications: Warranty: 49Y7928-GT QSFP+ 40G BASE-SR Transceiver IBM Compatible

立肯科技 LeColn Technology

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

Transmitter Preemphasis: An Easier Path to 99% Coverage at 300m?

Ordering information. 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification. Features

o-microgigacn Data Sheet Revision Channel Optical Transceiver Module Part Number: Module: FPD-010R008-0E Patch Cord: FOC-CC****

QSFP SV-QSFP-40G-PSR4

TP2 and TP3 Parameter Measurement Test Readiness

Open electrical issues. Piers Dawe Mellanox

QPHY-USB3 USB3.0 Serial Data Operator s Manual

100G QSFP28 SR4 Transceiver

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

Tektronix Inc. DisplayPort Standard

40GBd QSFP+ SR4 Transceiver

Transmitter Specifications and COM for 50GBASE-CR Mike Dudek Cavium Tao Hu Cavium cd Ad-hoc 1/10/18.

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

10mm x 10mm. 20m (24AWG) 15m (28AWG) 0.01μF TX_IN1 V CC[1:4] TX_OUT1 TX_OUT2 TX TX_IN3 TX_IN2 TX_OUT3 TX_OUT4 SERDES TX_IN4 RX_OUT1 RX_IN1 RX_OUT2

CAUI-4 Chip to Chip Simulations

32 G/64 Gbaud Multi Channel PAM4 BERT

EVALUATION KIT AVAILABLE Multirate SMPTE SD/HD Cable Driver with Selectable Slew Rate TOP VIEW +3.3V. 10nF IN+ IN- MAX3812 SD/HD GND RSET +3.

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

SECQ Test Method and Calibration Improvements

400G-FR4 Technical Specification

Electrical Interface Ad-hoc Meeting - Opening/Agenda - Observations on CRU Bandwidth - Open items for Ad Hoc

PAM8 Baseline Proposal

FIBRE CHANNEL CONSORTIUM

SDAIII-CompleteLinQ Multi-Lane Serial Data, Noise and Crosstalk Analysis

10GBASE-R Test Patterns

Switching Solutions for Multi-Channel High Speed Serial Port Testing

CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015

SMF Ad Hoc report. Pete Anslow, Ciena, SMF Ad Hoc Chair. IEEE P802.3bm, Geneva, September 2012

Validation of VSR Module to Host link

XLAUI/CAUI Electrical Specifications

Jitter and Eye Fundamental & Application. Jacky Huang AE, Tektronix Taiwan

DATA SHEET. Two (2) fibers Detachable HDMI 2.0 Extender,

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

100G-FR and 100G-LR Technical Specifications

40GBASE-ER4 optical budget

EVLA Fiber Selection Critical Design Review

TP1a mask, noise and jitter for SRn

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

IBIS-AMI and Jitter. Mike LaBonte SiSoft. SPI 2018 IBIS Summit May 25, 2018 Brest, France

Keysight Technologies N4917A Optical Receiver Stress Test Solution. Data Sheet Version 1.3 New: Extension to 8G Fibre Channel

JNEye User Guide. 101 Innovation Drive San Jose, CA UG Subscribe Send Feedback

Ver.0.3 Sept NTC2-HFER-3SOH. 100Gbps CFP2 Transceiver 1/7. 100Gb/s CFP2 Optical Transceiver Module. Feature. Application

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

BRR Tektronix BroadR-Reach Compliance Solution for Automotive Ethernet. Anshuman Bhat Product Manager

Gigabit Ethernet CWDM SFP Transceivers

12G-SDI Physical Layer Analysis using the Ultra 4K Tool Box

DATA SHEET. Two (2) fibers Detachable DisplayPort Extender, DPFX-100-TR

100G SR4 TxVEC Review Comment r01-43

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

QSFP28 Series Preliminary. EOLQ-161HG-20-LA2 Series. Features. Applications. Ordering Information

Canova Tech. IEEE 802.3cg Collision Detection Reliability in 10BASE-T1S March 6 th, 2019 PIERGIORGIO BERUTO ANTONIO ORZELLI

DATA SHEET. Two (2) fibers Detachable DisplayPort 1.2 Extender, DPFX-200-TR

N4917BACA Optical Receiver Stress Test Solution 100 Gb/s Ethernet

BER margin of COM 3dB

DisplayPort Standard. Agilent, Inc. Draft2 January 14, 2013

The Effect of Inserted ISI on Transition Density Plots and DCD & ISI Histograms of MJS Patterns

The Challenges of Measuring PAM4 Signals

SATA-IO Interoperability and Technical Training November 15, 2010

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

SFP-10G-LR (10G BASE-LR SFP+) Datasheet

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

High-Speed Digital Interface 4.0 (PCIe, SAS) Insight and Test Solutions. Francis Liu Senior Project Manager Keysight Technologies

Transcription:

Title: SSP System Jitter Budget Applied to: USB_3_1r1.0_07_31_2013 Brief description of the functional changes: Change to the 10Gbps system jitter budget. The change reduces the random jitter (RJ) budget for both transmitters and receivers from 18.4ps to 14.1ps each, and gives 6.1ps relief to the receiver deterministic jitter (DJ) budget. Benefits as a result of the changes: Reduces the design difficulty for SuperSpeed Gen 2 receivers by giving them more budget for deterministic jitter. The reduction in RJ is based upon comparison with other industry specs. For example, the jitter spec for PCIe4 and 10G KR are closer to 1ps RMS @ 1e-12BER. This ECR proposes to reduce the RJ budget from 18.4ps to 14.1ps at 1e- 12BER (1.00ps RMS), which is consistent with those specs. An assessment of the impact to the existing revision and systems that currently conform to the USB specification: No existing systems exist. An analysis of the hardware implications: No existing products on the market. While this proposal is intended to make Gen 2 receivers easier to design, we acknowledge that there is potential impact to in-progress designs. The PHY development companies represented in the PHY WG (Intel, AMD, Synopsys) all support this change, recognizing the benefit to their design efforts. An analysis of the software implications: None An analysis of the compliance testing implications: The proposal results in changes to the Gen 2 eye mask for transmitter compliance and to the random jitter input for receiver jitter tolerance testing. Since the Gen 2 compliance program is not yet in place, these impacts are minimal as they will be incorporated into the CTS as we develop it. USB Implementers Forum Form 20131608-ECN Page: 1

Actual Change USB 3.1 ENGINEERING CHANGE NOTICE (a). From, in section 6.5.1, table 6-15, page 6-22 Table 6-1. Informative Jitter Budgeting at the Silicon Pads Jitter Contribution (ps) Gen 1 (5 GT/s) Gen 2 (10 GT/s) Rj 1,2 Dj 3 Tj 4 at 10-12 Rj 1,2 Dj 3 Tj 4 at 10-12 Tx 6 2.42 41 75 1.31 17 35.4 Media 5 2.13 45 75 0.00 36 36.0 Rx 2.42 57 91 1.31 21 39.4 Total: 4.03 143 200 1.85 74 100 1. Rj is the sigma value assuming a Gaussian distribution. 2. Rj Total is computed as the Root Sum Square of the individual Rj components. 3. Dj budget is using the Dual Dirac method. 4. Tj at a 10-12 BER is calculated as 14.068 * Rj + Dj. 5. The media budget includes the cancellation of ISI from the appropriate Rx equalization function. 6. Tx is measured after application of the JTF. (a). To, in section 6.5.1, table 6-16, page 6-22 Table 6-2. Informative Jitter Budgeting at the Silicon Pads Jitter Contribution (ps) Gen 1 (5 GT/s) Gen 2 (10 GT/s) Rj 1,2 Dj 3 Tj 4 at 10-12 Rj 1,2 Dj 3 Tj 4 at 10-12 Tx 6 2.42 41 75 1.00 17 31.1 Media 5 2.13 45 75 0.00 36 36.0 Rx 2.42 57 91 1.00 27.1 41.2 Total: 4.03 143 200 1.41 80.1 100 7. Rj is the sigma value assuming a Gaussian distribution. 8. Rj Total is computed as the Root Sum Square of the individual Rj components. 9. Dj budget is using the Dual Dirac method. 10. Tj at a 10-12 BER is calculated as 14.068 * Rj + Dj. 11. The media budget includes the cancellation of ISI from the appropriate Rx equalization function. 12. Tx is measured after application of the JTF. USB Implementers Forum Form 20131608-ECN Page: 2

(b). From, in section 6.7.3, table 6-19, page 6-32 Table 6-3. Normative Transmitter Eye Mask at Test Point TP1 Signal Characteristic 5GT/s 10GT/s Minimum Nominal Maximum Minimum Nominal Maximum Units Note Eye Height 100 1200 70 1200 mv 2,4 Dj 0.43 0.530 UI 1,2,3 Rj 0.23 0.184 UI 1,2,3,5 Tj 0.66 0.714 UI 1,2,3 1. Measured over 10 6 consecutive UI and extrapolated to 10-12 BER. 2. Measured after receiver equalization function. 3. Measured at end of reference channel and cables at TP1 in Figure 6-19. 4. The eye height is to be measured at the minimum opening over the range from the center of the eye ± 0.05 UI. 5. The Rj specification is calculated as 14.069 times the RMS random jitter for 10-12 BER. (b). To, in section 6.7.3, table 6-19, page 6-32 Table 6-4. Normative Transmitter Eye Mask at Test Point TP1 Signal Characteristic 5GT/s 10GT/s Minimum Nominal Maximum Minimum Nominal Maximum Units Note Eye Height 100 1200 70 1200 mv 2,4 Dj 0.43 0.530 UI 1,2,3 Rj 0.23 0.141 UI 1,2,3,5 Tj 0.66 0.671 UI 1,2,3 1. Measured over 10 6 consecutive UI and extrapolated to 10-12 BER. 2. Measured after receiver equalization function. 3. Measured at end of reference channel and cables at TP1 in Figure 6-19. 4. The eye height is to be measured at the minimum opening over the range from the center of the eye ± 0.05 UI. 5. The Rj specification is calculated as 14.069 times the RMS random jitter for 10-12 BER. USB Implementers Forum Form 20131608-ECN Page: 3

(c). From, in section 6.8.5, table 6-27, page 6-43 Table 6-5. Input Jitter Requirements for Rx Tolerance Testing Symbol Parameter Gen 1 (5GT/s) Gen 2 (10GT/s) Units Notes f1 Tolerance corner 4.9 7.5 MHz J Rj Random Jitter 0.0121 0.01308 UI rms 1 J Rj_p-p Random Jitter peak- peak at 10-12 0.17 0.184 UI p-p 1,4 J Pj_500kHZ Sinusoidal Jitter 2 4.76 UI p-p 1,2,3 J Pj_1Mhz Sinusoidal Jitter 1 2.03 UI p-p 1,2,3 J Pj_2MHz Sinusoidal Jitter 0.5 0.87 UI p-p 1,2,3 J Pj_4MHz Sinusoidal Jitter N/A 0.37 UI p-p 1,2,3 J Pj_f1 Sinusoidal Jitter 0.2 0.17 UI p-p 1,2,3 J Pj_50MHz Sinusoidal Jitter 0.2 0.17 UI p-p 1,2,3 J Pj_100MHz Sinusoidal Jitter N/A 0.17 UI p-p 1,2,3 V_full_swing Transition bit differential voltage 0.75 0.8 V p-p 1 swing V_EQ_level Non transition bit voltage -3 Preshoot=2.7 db 1 (equalization) De-emphasis= -3.3 1. All parameters measured at TP1. The test point is shown in Figure 6-19. 2. Due to time limitations at compliance testing, only a subset of frequencies can be tested. However, the Rx is required to tolerate Pj at all frequencies between the compliance test points. 3. During the Rx tolerance test, SSC is generated by test equipment and present at all times. Each J Pj source is then added and tested to the specification limit one at a time. 4. Random jitter is also present during the Rx tolerance test, though it is not shown in Figure 6-20. 5. The JTOL specs for Gen 2 comprehend jitter peaking with re-timers in the system and has a 25dB/decade slope. (b). To, in section 6.8.5, table 6-27, page 6-43 Table 6-6. Input Jitter Requirements for Rx Tolerance Testing Symbol Parameter Gen 1 (5GT/s) Gen 2 (10GT/s) Units Notes f1 Tolerance corner 4.9 7.5 MHz J Rj Random Jitter 0.0121 0.0100 UI rms 1 J Rj_p-p Random Jitter peak- peak at 10-12 0.17 0.184 UI p-p 1,4 J Pj_500kHZ Sinusoidal Jitter 2 4.76 UI p-p 1,2,3 J Pj_1Mhz Sinusoidal Jitter 1 2.03 UI p-p 1,2,3 J Pj_2MHz Sinusoidal Jitter 0.5 0.87 UI p-p 1,2,3 J Pj_4MHz Sinusoidal Jitter N/A 0.37 UI p-p 1,2,3 J Pj_f1 Sinusoidal Jitter 0.2 0.17 UI p-p 1,2,3 J Pj_50MHz Sinusoidal Jitter 0.2 0.17 UI p-p 1,2,3 USB Implementers Forum Form 20131608-ECN Page: 4

J Pj_100MHz Sinusoidal Jitter N/A 0.17 UI p-p 1,2,3 V_full_swing V_EQ_level Transition bit differential voltage swing Non transition bit voltage (equalization) 0.75 0.8 V p-p 1-3 Preshoot=2.7 De-emphasis= -3.3 db 1 1. All parameters measured at TP1. The test point is shown in Figure 6-19. 2. Due to time limitations at compliance testing, only a subset of frequencies can be tested. However, the Rx is required to tolerate Pj at all frequencies between the compliance test points. 3. During the Rx tolerance test, SSC is generated by test equipment and present at all times. Each J Pj source is then added and tested to the specification limit one at a time. 4. Random jitter is also present during the Rx tolerance test, though it is not shown in Figure 6-20. 5. The JTOL specs for Gen 2 comprehend jitter peaking with re-timers in the system and has a 25dB/decade slope. USB Implementers Forum Form 20131608-ECN Page: 5