DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200

Similar documents
ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL

ECT 224: Digital Computer Fundamentals Digital Circuit Simulation & Timing Analysis

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED Experiment 2 - Arithmetic Elements

COMPUTER ENGINEERING PROGRAM

Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: 2. Description of the Circuit:

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

ECE Lab 5. MSI Circuits - Four-Bit Adder/Subtractor with Decimal Output

Main Design Project. The Counter. Introduction. Macros. Procedure

1. Synopsis: 2. Description of the Circuit:

General: Catalog Description: Grading Policy: Course Code: COE 203 Title: Digital Logic Laboratory Co-requisite(s): COE 202 (Digital Logic Design)

Digital Logic. ECE 206, Fall 2001: Lab 1. Learning Objectives. The Logic Simulator

ELEC 204 Digital System Design LABORATORY MANUAL

Lab 13: FPGA Circuit Realization Ian Callahan

B2 Spice A/D Tutorial Author: B. Mealy revised: July 27, 2006

Microprocessor Design

University of Pennsylvania Department of Electrical and Systems Engineering. Digital Design Laboratory. Lab8 Calculator

CARLETON UNIVERSITY. Facts without theory is trivia. Theory without facts is bull 2607-LRB

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

Reaction Game Kit MitchElectronics 2019

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Lab #11: Register Files

Table of Contents Introduction

Spartan-II Development System

Individual Project Report

PHYS 3322 Modern Laboratory Methods I Digital Devices

Main Design Project. The Counter. Introduction. Macros. Procedure

Programmable Logic Design I

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Encoders and Decoders: Details and Design Issues

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000

Chapter 8 Functions of Combinational Logic

FPGA-BASED EDUCATIONAL LAB PLATFORM

Programmable Logic Design Techniques II

Palestine Technical College. Engineering Professions Department. EEE Digital Logic Fundamentals. Experiment 2.

Inside Digital Design Accompany Lab Manual

Lab #12: 4-Bit Arithmetic Logic Unit (ALU)

Step 1 - shaft decoder to generate clockwise/anticlockwise signals

EECS 140 Laboratory Exercise 7 PLD Programming

Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

Chapter 4: Table of Contents. Decoders

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

Digital. Digital. Revision: v0.19 Date: : / 76

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

Using the XSV Board Xchecker Interface

LAX_x Logic Analyzer

cs281: Introduction to Computer Systems Lab07 - Sequential Circuits II: Ant Brain

EE 210. LOGIC DESIGN LAB.

ET398 LAB 4. Concurrent Statements, Selection and Process

LAB 3 Verilog for Combinational Circuits

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)

Contents Circuits... 1

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

4.1* Combinational logic circuits implement logic functions using a combination of logic gates. Recall

Lab 2: A/D, D/A, and Sampling Theorem

Chapter 11 State Machine Design

TV Character Generator

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

NAND/NOR Implementation of Logic Functions

More Skills 14 Watch TV in Windows Media Center

Digital Electronics Lab #4 February 12, 2008

FPGA Implementation of Sequential Logic

Research of Intelligent Traffic Light Control System Design Based on the NI ELVIS II Platform Yuan Wang a, Mi Zhou b

Operating Manual Ver.1.1

CSE221- Logic Design, Spring 2003

The Micropython Microcontroller

Laboratory 8. Digital Circuits - Counter and LED Display

CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files

LAB #6 State Machine, Decoder, Buffer/Driver and Seven Segment Display

ECE 270 Lab Verification / Evaluation Form. Experiment 9

Minnesota State College Southeast

HEADERS AND FOOTERS. 1. On the Insert tab, in the Header & Footer group, click Header (top of page) or Footer (bottom of page).

Part IA Computer Science Tripos. Hardware Practical Classes

Sequential Design Basics

Lesson 12. Advanced Digital Integrated Circuits Flip-Flops, Counters, Decoders, Displays

FUNCTIONS OF COMBINATIONAL LOGIC

A Matlab-Based Teaching Tool for Digital Logic

CSE 352 Laboratory Assignment 3

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 07 July p-issn:

ASSEMBLING. the. ECEbot. Printed Circuit Board: Part Three. Due Date. The Part Three assembly steps must be completed prior to:

1. Convert the decimal number to binary, octal, and hexadecimal.

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board

North Shore Community College

ระบบคอมพ วเตอร และการเช อมโยง Computer Systems and Interfacing บทท 1 พ นฐานด จ ตอล

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

IMPLEMENTATION OF A BINARY SELECTION SYSTEM CREATED IN XILINX USING FPGA

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Digital Electronic Circuits Design & Laboratory Guideline

Using the XC9500/XL/XV JTAG Boundary Scan Interface

Chapter 7 Counters and Registers

Combinational Logic Design

Introduction to Digital Electronics

LAB 3 Verilog for Combinatorial Circuits

Lab 2: Hardware/Software Co-design with the Wimp51

Lecture 10: Programmable Logic

ECE 372 Microcontroller Design

Transcription:

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200 Tutorial 1. Xilinx Integrated Software Environment (ISE) Tools Objectives: 1. Familiarize yourself with Xilinx ISE tools; 2. Learn about the use of schematic-entry design; 3. Run a simple simulation with pre-defined stimulus; 4. Implement and generate a 7-segment BCD driver programming file; 5. Program and test your chip. Required Materials Binary Explorer Board; Computer with Xilinx ISE 13.2 Webpack installed; o All computers in the lab have this installed. o This is free software so you can install on your own computer if you wish, you can download it from http://www.xilinx.com/support/download/index.htm - select 13.2 on the side. The file is very large so you may wish to download at school, and you are required to register to license it. Example project file DigitalTrainer_Simple.zip. o These files contain an environment which is already setup for your lab. Background The Binary Explorer Board is a 'digital trainer' board designed by Colin O Flynn. It contains switches and LEDs, which you can use to input 1's and 0's to a circuit, and see the response. Rather than requiring you to build circuits from discrete gates, it also contains a complex programmable logic device (CPLD) which you can design and physically implement a digital circuit with Xilinx Integrated Software Environment (ISE) tool. BCD to Seven-Segment decoder A seven-segment indicator is commonly used for representing decimal numbers. Each segment of a seven-segment display is a small light-emitting diode (LED), and - as is shown below - a decimal number is indicated by lighting a particular combination of the LED's elements: 1

Bindary-coded-decimal (BCD) is a common way of encoding decimal numbers with 4 binary bits as shown below: Decimal digit 0 1 2 3 4 5 6 7 8 9 BCD code - D 3 D 2 D 1 D 0 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 In the second part of this lab, you will program and test a circuit to drive the 7-segment display using a 4-bit BCD signal. Procedure The Xilinx tools can be setup to support hundreds of different devices and several ways of entering your design. For this tutorial, a reference file DigitalTrainer_Simple.zip containing a project file that maps to the existing hardware has been extracted into the course folder. Open the DigitalTrainer_Simple folder. Part 1. Simulation with schematic-entry design 1. Open Xilinx ISE Project Navigator by double clicking the DigitalTrainer_Simple.xise file. 2. ISE Project Navigator window will open; familiarize yourself with the project navigator: On the left there are the Design and Processes windows, and on the right there is the Workspace. At the bottom of the project navigator main window is the Transcript window. The Design view window allows you to view only those source files associated with the selected View (for example, Implementation or Simulation). 3. Select the radio button which says Simulation in the Design View. 4. Double-click on the UUT (Unit Under Testing), a file named io_connections.sch should open up in the Workspace. 2

5. Go to the symbols tab, select Logic as the category, and and2 as the Symbol: 2 3 ADD wire 1 6. Place the AND gate into the blank work area of the io_connections.sch. You may need to zoom in, then connect up the inputs (SW1, SW2) and output (LED1) with the ADD wire command. 7. Save the file, then close JUST that.sch file (NOT the whole project): 8. Select io_connections_sch_tb, then double-click Simulate Behavioural Model. You may need to hit the + beside ISim Simulator : 1 2 9. In the window that opens, change to the Default.wcfg tab. 3

10. Delete any unused signals. In this lab we only use signals SW1,SW2,LED1. Delete a signal by clicking it and hitting delete, or you can select a group and delete them together. 11. Use the zoom out button to get a good view of the entire waveform. You can rename the inputs/outputs to A, B and Y by right-clicking them and hitting rename. 12. Using the waveform display, fill in the truth table. You may need to scroll the waveform to start at time 0 or zoom in/out. You can click on different times in the waveform and just read A/B/Y directly off. Fill in the observations based on this. Zoom In/Out Value of A/B/Y at point shown by yellow line Scroll 13. Close the ISim window, it will ask if you really want to exit the application, hit Yes, and No to save the waveform configuration. 14. Open the io_connections.sch file again and delete the AND gate. 15. Repeat steps 5-12 with the following gates: a. xor2 c. nor2b1 b. xnor2 4

Part 2. Implement a 7-segment BCD Driver 1. Select the radio button which says 'Implementation': 2. Open the io_connections.sch file again and delete the logic gate if there is any. 3. Place a part: 7-segment Decoder Go to the 'Symbols' tab, and select the 2nd category on the list (will have some local path). Select 'BCD2SevenSeg', which should let you place a symbol down as the next two screen-shots show: 5

4. Place Grounds: in a similar way we need to place a GND to give the 7-segment a current sink. To do so we go to the 'general' category, and place a 'gnd' device: 5. Wire up: using the wire tool from the toolbar, connect the 'Common1' and 'Common2' of the 7-segment displays to GND. Also connect SW1 to D0, SW2 to D1, SW3 to D2, and SW4 to D3. Finally wire up each segment of the output of the BCD2SevenSeg as in the following diagram. Note that depending on the version of your reference design it will look slightly different: don't worry about that! 6

6. Save the schematic. Close that schematic file to get back to the original view: 7. Implement the design by ensuring the 'Implementation View' is still selected, then doubleclick on 'Implement Design': 7

Afterwards you should get a green check-mark by 'Generate Programming File': 8

8. Plug in your Binary Explorer Board if you haven't already. The activity LED should illuminate briefly then go out. If it does not go out the driver install might not be finished - give it a minute, then try unplugging and re-plugging. 9. In the same folder which you opened the.xise project, find a file called either program or program.bat. Double-click this to run it: This will open a Window, which if successful takes about 30-60 seconds to run. 10. If the download is successful you will see the line "Scanned device output matched expected TDO values". You can press enter to exit the programming script. 11. Once the program is downloaded, make sure the 'CPLD Reset' switch is set to 0 (towards bottom), and try varying the inputs to see how the 7-segment display varies. Fill out the observation form. 9

Digital Circuits - ECED 2200 Tutorial 1 Observations Student Names: B00 B00 AND2 Gate Truth Table: A B Y 0 0 0 1 1 0 1 1 XOR2 Gate Truth Table: A B Y 0 0 0 1 1 0 1 1 XNOR2 Gate Truth Table: A B Y 0 0 0 1 1 0 1 1 NOR2B1 Gate Truth Table: A B Y 0 0 0 1 1 0 1 1 Part 2. Implement a 7-segment BCD Driver Switches SW 3 SW 2 SW 1 SW 0 0 0 0 0 Display (color the light-up segments) 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 0 1 1 0 1 0 1 1 1 1 Don t Cares 10