Experiment 7 Fall 2012

Similar documents
Experiment 8 Fall 2012

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

16 Stage Bi-Directional LED Sequencer

Mission. Lab Project B

Laboratory 8. Digital Circuits - Counter and LED Display

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

ECE 372 Microcontroller Design

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

Final Project [Tic-Tac-Toe]

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Operating Manual Ver.1.1

Point System (for instructor and TA use only)

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Chapter 5 Flip-Flops and Related Devices

ECE 2274 Pre-Lab for Experiment Timer Chip

A Combined Combinational-Sequential System

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

7 SEGMENT LED DISPLAY KIT

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

EKT 121/4 ELEKTRONIK DIGIT 1

UNIVERSITI TEKNOLOGI MALAYSIA

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

SWITCH: Microcontroller Touch-switch Design & Test (Part 2)

Serial In/Serial Left/Serial Out Operation

Chapter 3: Sequential Logic Systems

INTRODUCTION (EE2499_Introduction.doc revised 1/1/18)

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Digital (5hz to 500 Khz) Frequency-Meter

Counters

Lab #11: Register Files

Step 1 - shaft decoder to generate clockwise/anticlockwise signals

Chapter 4. Logic Design

o The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time

IS01BFRGB LCD SmartDisplay from NKK Switches Low cost implementation featuring the ATtiny13A from Atmel Complete software solution

o The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

IS01BFRGB LCD SmartDisplay from NKK Switches Simple implementation featuring the ATmega88PA from Atmel Complete software solution

EE 357 Lab 4 Stopwatch

Chapter 7 Counters and Registers

Experiment # 4 Counters and Logic Analyzer

Digital Logic. ECE 206, Fall 2001: Lab 1. Learning Objectives. The Logic Simulator

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

Lab 3: Timer and Clock

EECS145M 2000 Midterm #1 Page 1 Derenzo

Decade Counters Mod-5 counter: Decade Counter:

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

EE 367 Lab Part 1: Sequential Logic

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

Marks and Grades Project

LABORATORY # 1 LAB MANUAL. Digital Signals

Registers and Counters

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017

CHAPTER 6 COUNTERS & REGISTERS

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

Digital Circuits I and II Nov. 17, 1999

ME 515 Mechatronics. Introduction to Digital Electronics

Topics of Discussion

LAB #6 State Machine, Decoder, Buffer/Driver and Seven Segment Display

Figure 7.8 Circuit Schematic with Switches, Logic Gate, and Flip-flop

University of Illinois at Urbana-Champaign

HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

Catch or Die! Julia A. and Andrew C. ECE 150 Cooper Union Spring 2010

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

Scanned by CamScanner

IT T35 Digital system desigm y - ii /s - iii

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

LATCHES & FLIP-FLOP. Chapter 7

MODULE 3. Combinational & Sequential logic

Physics 120 Lab 10 (2018): Flip-flops and Registers

EKT 222 MICROPRESSOR SYSTEM. LAB 4 Extra : INTERFACING WITH OTHER I/O DEVICES

0 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 1 1 Stop bits. 11-bit Serial Data format

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

EECS 140 Laboratory Exercise 7 PLD Programming

PESIT Bangalore South Campus

Registers and Counters

Flip-Flops and Sequential Circuit Design

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

ECE 4510/5530 Microcontroller Applications Week 3 Lab 3

GPS Rally Computer. Copyright 2017 MSYapps. All rights reserved. Manual for version 3.3.

Digital 1 Final Project Sequential Digital System - Slot Machine

NAND/NOR Implementation of Logic Functions

ASYNCHRONOUS COUNTER CIRCUITS

Logic Design. Flip Flops, Registers and Counters

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Sequential Logic Basics

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

EXPERIMENT #6 DIGITAL BASICS

Reaction Game Kit MitchElectronics 2019

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Transcription:

10/30/12 Experiment 7 Fall 2012 Experiment 7 Fall 2012 Count UP/DOWN Timer Using The SPI Subsystem Due: Week 9 lab Sessions (10/23/2012) Design and implement a one second interval (and high speed 0.05 sec) count down/up timer system with the following specification: I. Input: 1. 4X4 Matrix Keypad II. Output: a. Keys 0-9 used for single digit numeric input b. Assign XIRQ pin for START/STOP c. Assign IRQ pin for UP/DOWN d. Assign RESET pin to Reset e. Assign the F key for High Speed counting (Count every 0.05 sec.) f. Assign the A key for Low Speed 1 second counting Same setup as experiment 5. 1. Use two seven segment displays ( with 470 Ohm current limiting resistors.) III. Operation: The displays are Common Cathode type. See this old experiment for the correct connection of the current limiting resistors and display pin-out. You will need (14) 470 ohm resistors. Use them. DO NOT run the seven segment displays with out the current limiting resistors. The displays should be connected to (i.e. driven by) 74HC373 latches. The latches will be driven by a SIPO IC which is driven by the NanoCore12 SPI system pins. At power up the display should be blank. 1. Press a single digit key and the least significant digit display (ones place) should display this first digit. 2. Press a single digit key and the ones place digit moves over to the tens place and the new digit move into the ones place. The above step should continue to function in the same manner for more key presses. The system needs to save only the last two keys pressed. 3. Press UP/DOWN to set the count direction 4. Press the START/STOP key and timer should begin to count down (or up) in one second intervals. If START/STOP is pressed again the counting should pause. The counting should resume when START/STOP is pressed again. So, START/STOP is a toggle function. 5. When the count reaches 00 (note: count up sequence is 98,99,00) the display should flash the 00 off and on rapidly 3 times and then the display should go blank. 6. If RESET is pressed at any time the display should go blank and wait for new input as in item 1 above. www.uic.edu/classes/ece/ece367/experiments/exp7.f l12.html 1/3

10/30/12 Experiment 7 Fall 2012 above. Note: If START/STOP is pressed after only a single digit has been pressed then countdown (or up) should commence from the single digit. You are required to use a "Look-up Table" to store the 7-Segment data for 10 decimal digits. There can be ten or more data values stored in the look-up table. You then will use Index Addressing to locate the required table data for each digit of the current count. Your display should count accurately. We will need to reduce the number of output lines we have been using to make lines available for other purposes. Do do this you are required to use the SPI subsystem of the NanoCore12. We will output serial data to a Serial-In-Parallel-Out (SIPO) IC. The output of the SIPO will go to the latches that drive the seven segment displays. Move your keypad I/O to PortT (PT0-3 for columns and PT4-7 for rows) We need three pins from PortM for the SPI system so the three other PortM pins can be used for the three required control lines. Data sheet for the 74HC595 SIPO IC is here. Some of the special pins on the SIPO: 10 - SCLR' = Serial Clear (active low) Clear all bits of the shift register 11 - SCK = Serial Clock (Shift Clock) Active on rising edge 12 - RCK = Register Transfer Signal. Moves all bits (in parallel) from the Shift register to the Output Latch. Active on rising edge. 13 - G' = Output enable (active Low) 14 - SER = Serial Data Input Line Experiment 7 is due WEEK 9 (10/23/2012) This is a complex project. So, START NOW! Report: Your lab report must include the following: 1. A cover page with: Experiment Name and number, ECE 367 Spring 2012, Your name, Your UIN, the date submitted, and your TA's name. 2. Your assembler code with your name, course, date, experiment number, program explanation and comments for every line of code. The program explanation should include the NanoCore12 pin assignments and an explanation of the organization of the data table, etc. 3. A logic diagram of the circuit 4. An electric circuit diagram of the complete system 5. A user manual to explain how to use the system. 6. Conclusions: Does your circuit meet the specifications and function properly? What problems did you encounter during the coding or construction of the circuit? How would you do this project differently? What extra features or functionality could you have included? What did you learn from working on this project? www.uic.edu/classes/ece/ece367/experiments/exp7.f l12.html 2/3

10/30/12 Experiment 7 Fall 2012 Last modified: Mon Oct 15 13:24:59 2012 www.uic.edu/classes/ece/ece367/experiments/exp7.f l12.html 3/3

ECE 367: Experiment 7 Count UP/DOWN Timer Using the SPI Subsystem Semester: Fall 2012 Name: Kai Zhao Signature: UIN: 670720413 Due Date: 2012 October 23 Lab Section: T11 TA: Chenjie Tang

User Manual: This program is a count up/down timer. The user should first supply power to the circuit and then press the reset button to clear the display. On startup, the counter is a slow count up counter that starts at 00. The user has an option of inputting the 2 digits where the counter should begin. The user has an option on pressing 'F' to speed up the counter to pressing 'A' to restore the slow counter speed. The user has the option of pressing the up/down button for the counter to count up or down. When the user is ready, the user should press the start/stop key to start the timer. The user may adjust count direction during the counter, but other options require the timer to be paused before adjusting. Conclusion: Yes, my circuit meets the specifications and function properly. I had trouble with the RC-Schmitt trigger because the up/down button only worked about 80% of the time using the high speed strategy. Therefore, I had to use the only strategy using to 1uF capacitor. I had trouble with the SPI subsystem because I thought we had to display the pulses manually into the 74HC595. I also had trouble with the interrupts because I was not sure how to check if the button was released since XIRQ does not activate on falling edge. I would do this project differently by check if the value is going to be 00 before ending as opposed to -1 when counting down, so that it exactly matches the count up timer. The extra feature I have implemented is that the user input in allowed during pauses and that the count direct is adjustable even during the count. I learned about the SPI subsystem, XIRQ interrupts, Schmitt triggers, using multiple variables, shifting register data, and set-up codes for subsystems and interrupts.