EECS145M 2000 Midterm #1 Page 1 Derenzo

Similar documents
Do the following: a. (12 points) Draw a block diagram of your circuit design, showing and labeling all essential components and connections.

ECE 372 Microcontroller Design

ELE2120 Digital Circuits and Systems. Tutorial Note 8

Sequential circuits. Same input can produce different output. Logic circuit. William Sandqvist

Digital (5hz to 500 Khz) Frequency-Meter

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Point System (for instructor and TA use only)

The Micropython Microcontroller

Fox-Bus (FxB) Protocol Timing (Version 4) 9/1/2011

FLIP-FLOPS AND RELATED DEVICES

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Pinewood Derby Finish Line Detection System

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

ECE 263 Digital Systems, Fall 2015

16 Stage Bi-Directional LED Sequencer

Advanced Synchronization Techniques for Data Acquisition

SigPlay User s Guide

GREAT 32 channel peak sensing ADC module: User Manual

A dedicated data acquisition system for ion velocity measurements of laser produced plasmas

VFR 1 Recorder USER MANUAL

Decade Counters Mod-5 counter: Decade Counter:

ECE 4510/5530 Microcontroller Applications Week 3 Lab 3

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

A MISSILE INSTRUMENTATION ENCODER

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

RS flip-flop using NOR gate

Chapter 5 Flip-Flops and Related Devices

Lecture 14: Computer Peripherals

LATCHES & FLIP-FLOP. Chapter 7

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

LSN 12 Shift Registers

1. Synopsis: 2. Description of the Circuit:

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

UNIT V 8051 Microcontroller based Systems Design

PHYS 3322 Modern Laboratory Methods I Digital Devices

Design and Implementation of Timer, GPIO, and 7-segment Peripherals

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

Main Design Project. The Counter. Introduction. Macros. Procedure

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

RS flip-flop using NOR gate

Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008

SignalTap Plus System Analyzer

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Traffic Light Controller

MSCI 222C Class Readings Schedule. MSCI 222C - Electronics 11/27/18. Copyright 2018 C.P.Rubenstein Class Seating Chart Mondays

Experiment 7 Fall 2012

MBI5152 Application Note

Experiment 8 Introduction to Latches and Flip-Flops and registers

CHAPTER 4: Logic Circuits

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab

PESIT Bangalore South Campus

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Experiment 8 Fall 2012

013-RD

Logic Analyzer Triggering Techniques to Capture Elusive Problems

o The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time

Chapter 9: Shift Registers

Basic LabVIEW Programming Amit J Nimunkar, Sara Karle, Michele Lorenz, Emily Maslonkowski

o The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Application Note AN-708 Vibration Measurements with the Vibration Synchronization Module

Administrative issues. Sequential logic

Dynamic Animation Cube Group 1 Joseph Clark Michael Alberts Isaiah Walker Arnold Li

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files

Integration of Virtual Instrumentation into a Compressed Electricity and Electronic Curriculum

Digital Fundamentals: A Systems Approach

Topics of Discussion

Review of digital electronics. Storage units Sequential circuits Counters Shifters

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

CATHODE RAY OSCILLOSCOPE. Basic block diagrams Principle of operation Measurement of voltage, current and frequency

DT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:

Display for the Virginia Museum of Science Digital Communications

Digital Circuits 4: Sequential Circuits

6.111 Project Proposal IMPLEMENTATION. Lyne Petse Szu-Po Wang Wenting Zheng

Special circuit for LED drive control TM1638

IT T35 Digital system desigm y - ii /s - iii

Laboratory 4. Figure 1: Serdes Transceiver

CS 254 DIGITAL LOGIC DESIGN. Universal Asynchronous Receiver/Transmitter

Logic Devices for Interfacing, The 8085 MPU Lecture 4

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited

Digital Circuits I and II Nov. 17, 1999

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels

PASS. Professional Audience Safety System. User Manual. Pangolin Laser Systems. November 2O12

Chapter 4: One-Shots, Counters, and Clocks

4.9 BEAM BLANKING AND PULSING OPTIONS

Special Applications Modules

EECS150 - Digital Design Lecture 15 Finite State Machines. Announcements

MSCI 222C Fall 2018 Introduction to Electronics

Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: 2. Description of the Circuit:

Smart Night Light. Figure 1: The state diagram for the FSM of the ALS.

Digital Stopwatch Timer Circuit Using 555timer and CD4033

8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

EEM Digital Systems II

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Transcription:

UNIVERSITY OF CALIFORNIA College of Engineering Electrical Engineering and Computer Sciences Department EECS 145M: Microcomputer Interfacing Laboratory Spring Midterm #1 (Closed book- calculators OK) Wednesday, March 1, 2000 PROBLEM 1 (30 points) In Laboratory Exercise 2 you measured the human reaction time between a visual prompt on the display screen and the pressing of the return key. This is an imperfect design due to random delays in refreshing the display screen (60 Hz) and the use of a slow (9600 baud) serial port to detect the pressing of the return key. You decide to use a parallel I/O port, a mechanical push button for user input, and a high-power, bright LED (light emitting diode) for the visual prompt. Assume the following: 1 The first press of the button alerts the computer that the user is ready. 2 The computer program then waits a random time from 5 s to 10 s and then lights the LED. 3 The user presses the button a second time to respond to the LED prompt. 4 The maximum rating of the LED is 0.1 A at 0.6 V (forward biased diode). Assume that the LED comes to full brightness instantly when the power is applied. 5 You have a power amplifier (voltage gain = 1) to drive the LED. 6 The computer has a digital I/O port with eight bits of input and 8 bits of output ( 0 = 0V, 1 = 5 V). 7 Your program can read a 1 khz system timer 8 For problem 1, ignore system interrupts that would cause your program to pause. 1a. (15 points) Draw a block diagram of your system, showing and labeling all essential components, connections, and signals. (You may draw the power amplifier with a single input, a single output, and a common ground) EECS145M 2000 Midterm #1 Page 1 Derenzo

1b. (15 points) List the steps (hardware and software) that must take place for a single measurement of the reaction time. PROBLEM 2 (10 points) System interrupts can last longer than the shortest button push the user could make (even with contact bounce). This would cause your program to miss short button pushes entirely. Show how you would use a set-reset latch to prevent this. (SET = HI makes output HI; RESET = HI makes output LOW; SET = LOW and RESET = LOW keeps previous output). EECS145M 2000 Midterm #1 Page 2 Derenzo

PROBLEM 3 (30 points) You have been using the system designed in problems 1 and 2 for some time and discover that there is a random component to the data due to system interrupts that prevent the computer from promptly detecting the second button push. You decide to improve the system by using a dedicated 32 bit digital counter that counts pulses from a 1 MHz pulse generator. Assume the following: The counter has two control lines A pulse on the reset line sets the counter to zero and starts counting A pulse on the stop line stops the counter The counter has 32 out put bits that can be read at any time You add a 32-bit digital input port 3a. (15 points) Draw a block diagram of your new system, showing and labeling all essential components, connections, and signals. EECS145M 2000 Midterm #1 Page 3 Derenzo

3b. (15 points) List the steps (hardware and software) that must take place for a single measurement of the reaction time. PROBLEM 4 (30 points) Design a system for simultaneously sampling (within a few ns) five different analog voltages, and digitizing the voltages with a single A/D converter that is read with a single digital input port. Assume Your computer program determines when the five waveforms are sampled, and then sequentially digitizes and stores each signal. You have five analog switches. Each has an analog input, and analog output, and a digital control line ( 0 = 0V = open; 1 = 5V = closed). You have five sample-and-hold amplifiers. Each has an analog input, and analog output, and a digital control line ( 0 = LOW = 0V = sample, 1 = HIGH = 5V = hold) The A/D converter is started by making the start conversion line HIGH (5V) When conversion is complete, the A/D converter makes a data available line HIGH Making start conversion LOW makes data available LOW The computer has a digital I/O port with 16 lines of input and 16 lines of output. EECS145M 2000 Midterm #1 Page 4 Derenzo

4a. (15 points) Draw a block diagram of your system, showing and labeling all essential components, connections, and signals. 4b. (15 points) List the steps (hardware and software) that must take place to simultaneously sample the five analog voltages and read them into computer memory. EECS145M 2000 Midterm #1 Page 5 Derenzo