CPE 323: MSP430 LCD_A Controller

Similar documents
Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

HT8 MCU Integrated LCD Application Example (2) C Type Bias

AN0057.0: EFM32 Series 0 LCD Driver

Data Sheet. Electronic displays

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

ID 421C: Designing with Segmented LCD Displays

LCD Direct Drive Using HPC

Chapter 9 MSI Logic Circuits

Lab #6: Combinational Circuits Design

LCD Triplex Drive with COP820CJ

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

Hitachi Europe Ltd. ISSUE : app084/1.0 APPLICATION NOTE DATE : 28/04/99

UNIT V 8051 Microcontroller based Systems Design

DEM A SBH-PW-N

PESIT Bangalore South Campus

Clocks. Sequential Logic. A clock is a free-running signal with a cycle time.

SPATIAL LIGHT MODULATORS

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

A MISSILE INSTRUMENTATION ENCODER

technical note flicker measurement display & lighting measurement

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

Displays. AND-TFT-7PA-WV 1440 x 234 Pixels LCD Color Monitor. Features

Spatial Light Modulators XY Series

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

4.9 BEAM BLANKING AND PULSING OPTIONS

EM6126 EM MICROELECTRONIC - MARIN SA. Digitally programmable 65 and 81 multiplex rate LCD Controller and Driver. Features. Typical Applications

Part No. ENC-LAB01 Users Manual Introduction EncoderLAB

Electrical and Electronic Laboratory Faculty of Engineering Chulalongkorn University. Cathode-Ray Oscilloscope (CRO)

LED Array Board.

Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD

HT9B92 RAM Mapping 36 4 LCD Driver

ECE 372 Microcontroller Design

Chapter 6. sequential logic design. This is the beginning of the second part of this course, sequential logic.

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

CPE/EE 427, CPE 527 VLSI Design I Sequential Circuits. Sequencing

Preliminary Design Report. Remote Fencing Scoreboard Gator FenceBox

Compact Size Perfect for rack mount router and other applications with space limitations.

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

R.G.O. 32 BIT CAMAC COUNTER MODULE USER MANUAL

Chapter 2 Circuits and Drives for Liquid Crystal Devices

Thiscontrolerdatasheetwasdownloadedfrom htp:/ HD66750S

Part Number Terminals LCD Mode LED Color. * Simultaneous RGB illumination achieves infinite colors. Forward Current I F 20mA Power Dissipation P d mw

PICDEM-3 User s Guide

TV Synchronism Generation with PIC Microcontroller

University of Illinois at Urbana-Champaign

16 Stage Bi-Directional LED Sequencer

ES /2 digit with LCD

XTAL Bank DDS Version 0.02 Sept Preliminary, highly likely to contain numerous errors

2 MHz Lock-In Amplifier

EEM Digital Systems II

ABSTRACT. List of Tables 1 Excitation, Sample/Hold, and Direct Comparator Input Configurations DCM Register Configuration...

Notes on Digital Circuits

IS01BFRGB LCD SmartDisplay from NKK Switches Simple implementation featuring the ATmega88PA from Atmel Complete software solution

Electrical & Electronic Measurements: Class Notes (15EE36) Module-5. Display Devices

S6B CH SEGMENT DRIVER FOR DOT MATRIX LCD

How smart dimming technologies can help to optimise visual impact and power consumption of new HDR TVs

RICHLAND COLLEGE School of Engineering Business & Technology Rev. 0 W. Slonecker Rev. 1 (8/26/2012) J. Bradbury

AD9884A Evaluation Kit Documentation

VID_OVERLAY. Digital Video Overlay Module Rev Key Design Features. Block Diagram. Applications. Pin-out Description

N3ZI Digital Dial Manual For kit with Backlit LCD Rev 4.00 Jan 2013 PCB

CCE RR REVISED & UN-REVISED KARNATAKA SECONDARY EDUCATION EXAMINATION BOARD, MALLESWARAM, BANGALORE G È.G È.G È..

64CH SEGMENT DRIVER FOR DOT MATRIX LCD

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

Displays AND-TFT-5PA PRELIMINARY. 320 x 234 Pixels LCD Color Monitor. Features

Microcontrollers and Interfacing week 7 exercises

Using the Siemens S65 Display

LAX_x Logic Analyzer

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

AN Cascading NXP LCD segment drivers. Document information. Keywords

PCA General description. 2. Features and benefits. 40 x 4 automotive LCD driver for low multiplex rates

AND-TFT-64PA-DHB 960 x 234 Pixels LCD Color Monitor

Nan Ya NT5DS32M8AT-7K 256M DDR SDRAM

Direct PWM. 1000/2000 Series POWERBLOK MODULE

Part 4: Introduction to Sequential Logic. Basic Sequential structure. Positive-edge-triggered D flip-flop. Flip-flops classified by inputs

AN2687 Application note

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

Using the HT1628 for Washing Machine Panel Display

Chapter 5 Flip-Flops and Related Devices

PCA8534A. 1. General description. 2. Features and benefits. Automotive LCD driver for low multiplex rates

LCD MODULE SPECIFICATION

PCA General description. 2. Features and benefits. Automotive 80 4 LCD driver for low multiplex rates

ECE 2274 Pre-Lab for Experiment Timer Chip

uresearch GRAVITECH.US GRAVITECH GROUP Copyright 2007 MicroResearch GRAVITECH GROUP

DOGM GRAPHIC SERIES 132x32 DOTS

Introduction to Digital Electronics

These are used for producing a narrow and sharply focus beam of electrons.

Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring

Digital (5hz to 500 Khz) Frequency-Meter

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

DIY KIT MHZ 8-DIGIT FREQUENCY METER

SmartSwitch TM. Wide View LCD 36 x 24 Pushbutton DISTINCTIVE CHARACTERISTICS PART NUMBER & DESCRIPTION

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

AVR065: LCD Driver for the STK502 and AVR Butterfly. 8-bit Microcontrollers. Application Note. Features. 1 Introduction

Development of Simple-Matrix LCD Module for Motion Picture

MODULE 3. Combinational & Sequential logic

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 32F00(CCFL TYPES) EXAMINED BY : FILE NO. CAS ISSUE : FEB.16,2000 TOTAL PAGE : 10

Transcription:

CPE 323: MSP430 LCD_A Controller Aleksandar Milenkovic Electrical and Computer Engineering The University of Alabama in Huntsville milenka@ece.uah.edu http://www.ece.uah.edu/~milenka

MSP430xG461x Microcontroller CPE 323 Intro to Embedded Computer Systems 2

LCD Displays LCD - Liquid crystal display Use much less power than LEDs Does not emit light itself but controls the intensity of reflected or transmitted light Backlight must be provided for a display to be used in dark surroundings Three classes Segmented LCDs Character-based LCDs Fully graphical LCDs CPE 323 Intro to Embedded Computer Systems 3

Reflective LCD: Operation Basics Construction: two glass plates carry transparent electrodes on their opposing faces and there is a mirror below the lower plate Gap between is filled with a liquid crystal Bias voltage between electrodes = 0 => Incident light is reflected and the display appears clear Sufficiently large bias voltage changes the optical properties of the liquid crystal so that reflected light is no longer transmitted through the upper glass and the segment appears dark Electrically the display is similar to a capacitor, albeit rather lossy CPE 323 Intro to Embedded Computer Systems 4

Reflective LCD: Operation Basics (cont d) Complication: LCDs must be driven with AC, not DC A steady voltage of only a few tens of millivolts leads to electrolysis of the liquid crystal, which eventually destroys the display Approach: The two electrodes of a segment are therefore driven with square waves in antiphase to produce an alternating voltage with zero mean The frequency is low, typically around 100 Hz, but must not be close to multiples of the AC mains (line) frequency (50 or 60 Hz) The output of many lights fluctuates at twice the frequency of the mains and the LCD appears to flicker if it is updated at a similar rate CPE 323 Intro to Embedded Computer Systems 5

Driving Multiple Segments in LCDs Common backplane: COM - A square wave provides a clock to bias the display Each segment on the front has a separate connection: S0, S1 An exclusive-or gate with a control signal to each segment: Si=0 => XOR gate transmits clock on COM0 unchanged => there is no potential difference between the electrodes, and the segment remains clear Si=1 => XOR inverts the clock so that an alternating bias is applied to the segment, which turns dark XOR gates could be real devices but it is straightforward to implement this inside the MCU by toggling the outputs periodically CPE 323 Intro to Embedded Computer Systems 6

Driving Multiple Segments in LCDs (cont d) Static approach: One pin for each segment on display + one pin for backplane Problem: Large number of pins Solution: Multiplexed displays require fewer pins (multiple segments share a single pin) Drawback: more trickier to multiplex LCDs because of the requirement for AC drive CPE 323 Intro to Embedded Computer Systems 7

Two-way Multiplexing Example 4 segments (A, B, C, and D) 1 backplane Static: 5 pins Multiplexed: 4 pins 2 common backplanes (COM0, COM1) 2 signals (S0, S1) CPE 323 Intro to Embedded Computer Systems 8

Two-way Multiplexing Segment A: V COM0 V S0 ; Segment B: V COM1 V S0 Segment C: V COM0 V S1 ; Segment D: V COM1 V S1 CPE 323 Intro to Embedded Computer Systems 9

Two-way Multiplexing Each period of the waveforms, called a frame, is divided into four phases: 1. The segments on COM0 are addressed in the first phase by pulling COM0 to ground (0 V). Segment A should be on and S0 is therefore driven to its maximum value, V LCD V A = V COM0 V S0 = V LCD The segments on COM1 should be inactive during this phase and it is therefore put at a neutral voltage of 1/2V LCD V B = V COM1 V S0 = 1/2V LCD 2. The voltages in the second phase are the opposite of those in the first to ensure a pure AC signal with zero mean V COM0 = V LCD and V S0 = 0 to give V A =+V LCD The backplane that is not being addressed, COM1, remains at its neutral voltage of 1/2V LCD so that V B =+1/2V LCD 3. Now it is the turn of COM1 to be addressed so it is pulled to ground and COM0 is set to neutral 1/2V LCD Segment B should be off and S0 is therefore pulled to ground as well 4. This is the opposite of phase 3 to ensure that the mean voltage remains 0. CPE 323 Intro to Embedded Computer Systems 10

Two-way Multiplexing It is not possible to apply either the maximum voltage ±V LCD at all times to segments that should be on nor a constant value of 0 to those that should be off Response of a segment depends on the root mean square (rms) value of the bias across it Suppose that V LCD = 3.0 V. Then the values here are Vrms A = 5/8 V LCD 2.4V Vrms B = 1/8 V LCD 1.1 V The rms voltages have a ratio of 5 and are sufficiently large and small to make the segments dark and clear, respectively The drive is no longer purely digital because a voltage of 1/2 V LCD is needed CPE 323 Intro to Embedded Computer Systems 11

LCD_A Display Clock Refresh rate: 30 Hz or faster to avoid flicker Higher frequencies give a clearer display but consume more current 2-way multiplexed: 2x2, 4 clocks per frame 4-way multiplexed display needs eight clock cycles per frame (4x2) flcd must be at least 240 Hz ACLK is at the usual 32 KHz => 32 K/240 = 136 or less, so a factor of 128 would probably be chosen CPE 323 Intro to Embedded Computer Systems 12

LCD_A Bias Voltage LCD_A has an internal chain of resistors No external components are needed other than the display itself An external resistor chain can be used to reduce the current required. A variable resistor can be attached as a contrast control CPE 323 Intro to Embedded Computer Systems 13

LCD_A Bias Voltage LCD_A offers three choices for the voltage to drive the display: 1) Internal AVCC 2) An external voltage, which may be used with either the internal or an external divider 3) An internal charge pump, which provides an adjustable, regulated output in the range 2.60 3.44V, which can be controlled from software A reservoir capacitor CLCD of at least 4.7F for the charge pump must be connected to the LCDCAP pin Note: CPU may operate on low voltages CPE 323 Intro to Embedded Computer Systems 14

LCD_A Controller Liquid Crystal Display (LCD) controller Included in several devices of the MSP430 families ( 3xx and 4xx) Allows a rapid and simple way to interface with the program LCD controller commands the LCD panels generating voltage signals to the segments Features Display memory Automatic signal generation Configurable frame frequency Blinking capability Support for 4 types of LCDs: Static 2-mux, 1/2 bias 3-mux, 1/3 bias 4-mux, 1/3 bias CPE 323 Intro to Embedded Computer Systems 15

LCD_A Controller Block Diagram CPE 323 Intro to Embedded Computer Systems 16

Each memory bit corresponds to one LCD segment, or is not used, depending on the mode To turn on an LCD segment, its corresponding memory bit is set LCD Memory Map CPE 323 Intro to Embedded Computer Systems 17

LCD Controller Operation LCD controller supports blinking The LCDSON bit is ANDed with each segment s memory bit. When LCDSON = 1, each segment is on or off according to its bit value When LCDSON = 0, each LCD segment is off Timing generation Uses the f LCD signal to generate the timing for common and segment lines Proper frequency f LCD depends on the LCD s requirement for framing frequency and LCD multiplex rate CPE 323 Intro to Embedded Computer Systems 18

LCD_A Voltage Generation Allows selectable sources for the peak output waveform voltage, V1, as well as the fractional LCD biasing voltages V2 V5 VLCD may be sourced from AVCC, an internal charge pump, or externally All internal voltage generation is disabled if the oscillator sourcing ACLK is turned off (OSCOFF = 1) or the LCD_A module is disabled (LCDON = 0) CPE 323 Intro to Embedded Computer Systems 19

LCD_A Voltage Selection Sourced from AVCC when VLCDEXT = 0, VLCDx = 0, and VREFx = 0. the internal charge pump when VLCDEXT = 0, VLCDPEN = 1, and VLCDx > 0 The charge pump is always sourced from DVCC The VLCDx bits provide a software selectable LCD voltage from 2.6 V to 3.44 V (typical) independent of DVCC The internal charge pump may use an external reference voltage when VLCDREFx = 01. In this case, the charge pump voltage will be 3x the voltage applied externally to the LCDREF pin and the VLCDx bits are ignored. When VLCDEXT = 1, VLCD is sourced externally from the LCDCAP pin and the internal charge pump is disabled. CPE 323 Intro to Embedded Computer Systems 20

Bias Generation The fractional LCD biasing voltages, V2 V5 can be generated internally or externally, independent of the source for VLCD REXT bit CPE 323 Intro to Embedded Computer Systems 21

LCD_A Voltage Generation The contrast ratio depends on the used LCD display and the selected biasing scheme Table 26 1 shows the biasing configurations that apply to the different modes together with the RMS voltages for the segments turned on (VRMS,ON) and turned off (VRMS,OFF) as functions of VLCD. It also shows the resulting contrast ratios between the on and off states CPE 323 Intro to Embedded Computer Systems 22

Static Mode Each MSP430 segment pin drives one LCD segment One common line, COM0, is used CPE 323 Intro to Embedded Computer Systems 23

Static LCD Example CPE 323 Intro to Embedded Computer Systems 24

Static Mode Software Example h f d b g e c a h f d b g e c a 0 h f d b g e c 0 0 h f d b g e 0 0 0 h f d b g CPE 323 Intro to Embedded Computer Systems 25

2-MUX Mode Each MSP430 segment pin drives two LCD segments Two common lines, COM0 and COM1, are used 2-mux example waverforms a=com1-sp1 b=com1-sp2 c=com1-sp3 d=com0-sp3 e=com0-sp4 f=com0-sp1 g=com1-sp4 h=com0-sp2 CPE 323 Intro to Embedded Computer Systems 26

2-MUX LCD Example CPE 323 Intro to Embedded Computer Systems 27

2-MUX Software Example CPE 323 Intro to Embedded Computer Systems 28

Each MSP430 segment pin drives three LCD segments Three common lines, COM0 and COM1, and COM2 are used 3-mux example waverforms 3-MUX Mode Waverforms CPE 323 Intro to Embedded Computer Systems 29

3-MUX LCD Example CPE 323 Intro to Embedded Computer Systems 30

3-MUX Software Example CPE 323 Intro to Embedded Computer Systems 31

Each MSP430 segment pin drives four LCD segments Four common lines, COM0, COM1, COM2, and COM3 are used 4-mux example waverforms 4-MUX Mode Waverforms CPE 323 Intro to Embedded Computer Systems 32

4-MUX LCD Example CPE 323 Intro to Embedded Computer Systems 33

4-MUX Software Example CPE 323 Intro to Embedded Computer Systems 34

LCD Control Registers CPE 323 Intro to Embedded Computer Systems 35

LCD_A Control Register CPE 323 Intro to Embedded Computer Systems 36

LCD_A Port Control Register CPE 323 Intro to Embedded Computer Systems 37

LCD_A Port Control Register (1) CPE 323 Intro to Embedded Computer Systems 38

LCD_A Voltage Control Register (0) CPE 323 Intro to Embedded Computer Systems 39

LCD_A Voltage Control Register (1) CPE 323 Intro to Embedded Computer Systems 40

DRFG4618 LCD Interface CPE 323 Intro to Embedded Computer Systems 41

Softbaugh LCD SBLCDA4: Segment Description SBLCDA4 Display CPE 323 Intro to Embedded Computer Systems 42

Mapping SBCDA4 segments to MSP430 pins (TI Experimenter board) CPE 323 Intro to Embedded Computer Systems 43