SEMICONDUCTOR TECHNOLOGY -CMOS-

Similar documents
SEMICONDUCTOR TECHNOLOGY -CMOS-

Lecture 1: Intro to CMOS Circuits

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

IC TECHNOLOGY Lecture 2.

Digital Integrated Circuits EECS 312

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Lecture 1: Circuits & Layout

EECS150 - Digital Design Lecture 2 - CMOS

24. Scaling, Economics, SOI Technology

STMicroelectronics Standard Technology offers at CMP in 2017 Deep Sub-Micron, SOI and SiGe Processes

Semiconductors Displays Semiconductor Manufacturing and Inspection Equipment Scientific Instruments

ROM MEMORY AND DECODERS

Wafer Thinning and Thru-Silicon Vias

1967 FIRST PRODUCTION MOS CHIPS 1969 LSI ( TRANSISTORS) PMOS, NMOS, CMOS 1969 E-BEAM PRODUCTION, DIGITAL WATCHES, CALCULATORS 1970 CCD

Applied Materials. 200mm Tools & Process Capabilities For Next Generation MEMS. Dr Michel (Mike) Rosa

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation

VLSI Design Digital Systems and VLSI

RFSOI and FDSOI enabling smarter and IoT applications. Kirk Ouellette Digital Products Group STMicroelectronics

InvenSense Fabless Model for the MEMS Industry

[2 credit course- 3 hours per week]

Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits. Stanislav Loboda R&D engineer

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

Transforming Electronic Interconnect Breaking through historical boundaries Tim Olson Founder & CTO

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process

CMP and Current Trends Related to Advanced Packaging

ELEN Electronique numérique

3D-CHIP TECHNOLOGY AND APPLICATIONS OF MINIATURIZATION

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

Sharif University of Technology. SoC: Introduction

Analog High Voltage ASIC Design Techniques

Slide Set 14. Design for Testability

EE C247B ME C218 Introduction to MEMS Design Spring 2017

Why Use the Cypress PSoC?

SoC and SiP technology for digital consumer electronic systems

5 IC PRODUCT OVERVIEW

Alien Technology Corporation White Paper. Fluidic Self Assembly. October 1999

FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current

WINTER 15 EXAMINATION Model Answer

Designing of VLSI Circuits with MOS and CMOS

Basic Electronics Prof. Mahesh Patil Department of Electrical Engineering Indian Institute of Technology, Bombay

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

Enabling Analog Integration. Paul Kempf

STMicroelectronics NAND128W3A2BN6E 128 Mbit NAND Flash Memory Structural Analysis

Digital Circuits. Innovation Fellows Program

Semiconductor Devices. Microwave Application Products. Microwave Tubes and Radar Components

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering

Automation in Semiconductor Manufacturing IEDM, San Francisco, 1982 Keynote Speech

Parts of dicing machines for scribing or scoring semiconductor wafers , , , , ,

Chapter 7 Memory and Programmable Logic

Digital Light Processing

MAXIM INTEGRATED PRODUCTS

Layout Analysis Analog Block

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.

Digital Integrated Circuits A Design Perspective Solution

WELCOME. ECE 2030: Introduction to Computer Engineering* Richard M. Dansereau Copyright by R.M. Dansereau,

Nano-Imprint Lithography Infrastructure: Imprint Templates

PHYSICAL DESIGN ESSENTIALS An ASIC Design Implementation Perspective

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte

Music Electronics Finally DeMorgan's Theorem establishes two very important simplifications 3 : Multiplexers

Lossless Compression Algorithms for Direct- Write Lithography Systems

Digital Circuits Part 1 Logic Gates

2. Depletion MOSFET (DE-MOSFET).

New Directions in Manufacturing Test

Digital time-modulation pixel memory circuit in LTPS technology

HDMI V1.4: New Opportunities for Active Cables with Embedded RM1689

MAXIM INTEGRATED PRODUCTS

CSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Tajana Simunic Rosing. Source: Vahid, Katz

STMicroelectronics L6262S BCD-MOS IC Structural Analysis

ECE Circuits Curriculum

Digital Fundamentals. Introduction to Digital Signal Processing

IN-VISION All rights reserved. IN-VISION GmbH. B2B DLP Light Engine and Optical Solutions

Challenges in the design of a RGB LED display for indoor applications

LEP400 Etch Depth Monitor Real-time, in-situ plasma etch depth monitoring and end point control plus co-linear wafer vision system

Advancements in Acoustic Micro-Imaging Tuesday October 11th, 2016

SoC IC Basics. COE838: Systems on Chip Design

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

MAXIM INTEGRATED PRODUCTS

EXPERIMENT #6 DIGITAL BASICS

SoC Development and DFT Strategy in nano-scale Era

5 IC PRODUCT OVERVIEW

Timing EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current

Next Generation of Poly-Si TFT Technology: Material Improvements and Novel Device Architectures for System-On-Panel (SOP)

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains

CS250 VLSI Systems Design

Study of Pattern Area Reduction. with FinFET and SGT for LSI

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

An Efficient IC Layout Design of Decoders and Its Applications

Self-Aligned Double Patterning for 3xnm Flash Production

Liquid Crystal Display (LCD)

Abstract. Keywords INTRODUCTION. Electron beam has been increasingly used for defect inspection in IC chip

CHAPTER 9. Actives Devices: Diodes, Transistors,Tubes

S.K.P. Engineering College, Tiruvannamalai UNIT I

High-Performance Technologies for an Analog-Centric World

Scalable self-aligned active matrix IGZO TFT backplane technology and its use in flexible semi-transparent image sensors. Albert van Breemen

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Development. of the world s. Introduction of. combination PC/TV set. Development. of the world s. first LCD Viewcam. ultra-thin EL displays.

Transcription:

SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada 2011/12/19 1

What is semiconductor and LSIs Huge number of transistors can be integrated in a small Si chip. The size of the chip is roughly the size of nails. Currently, 1000M transistors can be integrated. 1000 times integration comparing to 20 yrs ago. The cost of the chip is roughly same. All electronic equipments are powered by LSIs. PCs, Cellular phones, 3D graphics, Internet. 2011/12/19 2

PC mother board Large Scale Integration 2011/12/19 3

SONY PLAYSTATION 2 MAINBOARD Rendering LSI Graphics LSI High Speed Memory Direct RDRAM 2011/12/19 4

Mobile Phone Mainboard Memory, Logic, Analog 2011/12/19 5

Key device is LSI INTEL Pentium III module 2011/12/19 6

This is a packaged LSI -Pentium III 300MHz Cache LSI- 20 mm 15 mm 2011/12/19 7

Si chip is molded in the package. 2 million transistor Chip is connected to the pins thru wires. 2011/12/19 8

6 inches Si wafer 2011/12/19 9

8 inches Si wafer Hundreds of Chips on a Si Wafer 2011/12/19 10

Several hundreds of chips are fabricated on a wafer simultaneously. 2011/12/19 11

Chip photo - Motion Estimation Chip for HDTV camera - 9.1 mm 8.6 mm Your small finger s nail size. 200M transistors. 2011/12/19 12

Scanning Electron Microscope photo - Cross-section of the LSI - 0.5 micron 2011/12/19 13

Structure Of CMOS LSI Isolation PN-Isolation, Local oxidation Si Substrate Bulk, epitaxial, SOI Well Structure N-type well in P-type Substrate Latch Up PNP Bipolar Transistor and NPN Bipolar Transistor Fabrication Process Technology 2011/12/19 14

Cross-section of the LSI Metal wiring Poly-silicon Poly-silicon N+ N+ P+ P+ N-type MOS transistor P-type MOS transistor N-type well P-type Si substrate Si wafer 2011/12/19 15

Advanced Process Development Transistor module (FEP) 65nm Lithography(VUV, EPL) Mask Multi-level Metalization Module (BEP) SiGe/Metal gate High κ Gate insulator Low Resistance Ultra shallow junction Low stress Shallow Trench Isolation Fine Cu interconnect Low κ interdielectric CMPplanarization Low Resistance Contact with High Aspect ratio 2011/12/19 16

LSI integration trend - Moore s law - Number of transistors on a chip 10B 1B 100M 10M 1M 100K 10K 1K 81 DVD player Wide-TV, PHS phone DVD-ROM DVD-RAM 0.8 0.5 0.3 0.18 CHANNEL LENGTH (MICRON) Digital HDTV receiver DVD recorder The number of transistors are increasing by 58% per year. - Moore s Law - Source: SEMATEC 83 85 87 89 91 93 95 97 99 01 03 05 07 09 2011/12/19 17 0.13

Communications and Consumer Products Drive Semiconductor 45% Cellular Phones CAGR % (1997-2002) 40% 35% 30% 25% 20% 15% Application Market Growth Video Camera Switching & LAN Advanced Desktop PC and Workstation Automotive Applications/GPS Smart Cards/Kiosks Portable Computing HDTV Set-Top DVD Box Player Internet Game Consoles Multimedia PC Digital Camera Smart Appliance-Phone 1st Generation 2nd Generation 3rd Generation 10% 5% Color TV Car Radio Semiconductor Industry 0% 0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% Sources: Applied Materials Corporate Marketing estimates, Dataquest SC Content (As % of Equipment Cost) 2011/12/19 18

FABRICATION PROCESS ISSUES 2011/12/19 19

Ultra Clean Room 2011/12/19 20

Basic LSI process Layer Deposition SEM photo of Logic LSIs M7 lithography M6 M5 etching M4 M3 M2 M1 cleaning 2011/12/19 21

Light Source Lens A Mask Lens A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A Si Wafer Stage Y Projection X 2011/12/19 22

Packaging & Test Wafer Wafer Test Remove Process defect Chips Functional Test,DC Test Testing Assembly Flow scribing Chips Mounting Bonding Enclosing marking Final Test I Pre Test Functional Test,DC/AC Test Burn-In Ex.)Vcc:7V,Temp.:125, 24~42hrs Final Test II Shipping Test Functional Test(at Speed),DC/AC Test Sample 2011/12/19 23

Large Scale Integration NMOS, PMOS and Wiring All Logic Function can be made Memory Element Can be made Billions of Transistors and wiring make LSI! 2011/12/19 24

CMOS NOT (Inverter) 2011/12/19 25

CMOS NAND と NOR A B f 0 0 1 0 1 1 1 0 1 1 1 0 A B f 0 0 1 0 1 0 1 0 0 1 1 0 2011/12/19 26

Classification Of LSI 1. Logic LSI: Micro Processor, Digital Signal Processor (DSP), FPGA 2. Memory LSI: RAM (DRAM, SRAM), ROM (Flash Memory) 3. Analog LSI: ADC, DAC, Filter, Amplifier Micro Processor (PC s central processing Unit) Perform Digital computation according to the program in Memory Integration in 7000 times in 25 years, (Moor s Law) Clock Speed : 700 times in 25 years Memory LSI: Dynamic Random Access Memory: Main memory for Computer, 4-times density in 4 years Static Random Access Memory : work memory for mobile equipments Flash Memory : Nonvolatile memory, Digital Camera Storage Analog LSI: Used for interface, high speed RF interface, Analog to Digital Conversion, Digital to Analog Conversion 2011/12/19 27

Analog to Digital Conversion Analog to Digital Sample the analog wave Convert to Digital format in Binary Continuous time Same as f(t) to An ADC LSI Discrete time 2011/12/19 28

Chip photo 1 SoC Flash Memory 2011/12/19 29

Chip photo 2 Mobile Digital TV receiver 2011/12/19 30