T sors, such that when the bias of a flip-flop circuit is

Similar documents
Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring


CAEN Tools for Discovery

Experiment 9 Analog/Digital Conversion

Decade Counters Mod-5 counter: Decade Counter:

Technology Scaling Issues of an I DDQ Built-In Current Sensor

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

4.9 BEAM BLANKING AND PULSING OPTIONS

WINTER 15 EXAMINATION Model Answer

RX40_V1_0 Measurement Report F.Faccio

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

Chapter 5 Flip-Flops and Related Devices

A MISSILE INSTRUMENTATION ENCODER

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

A High-Speed CMOS Image Sensor with Column-Parallel Single Capacitor CDSs and Single-slope ADCs

INF4420 Project Spring Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)

Sources of Error in Time Interval Measurements

Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains

1.5mm amplitude at 10 to 55Hz frequency in each X, Y, Z direction for 2 hours 500m/s² (approx. 50G) in each X, Y, Z direction for 3 times

CCD Element Linear Image Sensor CCD Element Line Scan Image Sensor

Precision testing methods of Event Timer A032-ET

BTV Tuesday 21 November 2006

Advanced Test Equipment Rentals ATEC (2832)

Tutorial on Technical and Performance Benefits of AD719x Family

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

Operating Instructions

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

Chapter 9 MSI Logic Circuits

PICOSECOND TIMING USING FAST ANALOG SAMPLING

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

PESIT Bangalore South Campus

THE SIGMA-DELTA MODULATOR FOR MEASUREMENT OF THE THERMAL CHARACTERISTICS OF THE CAPACITORS

ECEN620: Network Theory Broadband Circuit Design Fall 2014

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT

6-DIGIT FREQUENCY METER, TACHOMETER, RATE METER, TIMER, PULSE TOTALIZER, PROCESS METER & TOTALIZER WITH RS-232 PENTA P6000

Combinational vs Sequential

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

Readout techniques for drift and low frequency noise rejection in infrared arrays

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Wavelength selective electro-optic flip-flop

CCD220 Back Illuminated L3Vision Sensor Electron Multiplying Adaptive Optics CCD

Integrated Circuit for Musical Instrument Tuners

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC

Analog Circuits Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras. Module - 04 Lecture 12

CCD 143A 2048-Element High Speed Linear Image Sensor

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

Reconfigurable Neural Net Chip with 32K Connections

843-R 843-R LASER POWER METER USER MANUAL. NEWPORT CORPORATION

006 Dual Divider. Two clock/frequency dividers with reset

FLIP-FLOPS AND RELATED DEVICES

OFC & VLSI SIMULATION LAB MANUAL

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

Note 5. Digital Electronic Devices

CATHODE RAY OSCILLOSCOPE. Basic block diagrams Principle of operation Measurement of voltage, current and frequency

XC-77 (EIA), XC-77CE (CCIR)

Low-Power and Area-Efficient Shift Register Using Pulsed Latches

BER MEASUREMENT IN THE NOISY CHANNEL

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

STX Stairs lighting controller.

High Resolution Multicolor Contrast Scanner. Dimensioned drawing

Dual Slope ADC Design from Power, Speed and Area Perspectives

(Refer Slide Time: 2:03)

Low Power D Flip Flop Using Static Pass Transistor Logic

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,

Durham Magneto Optics Ltd. NanoMOKE 3 Wafer Mapper. Specifications

The Distortion Magnifier

Production and Development status of MPPC

Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

Electrical and Electronic Laboratory Faculty of Engineering Chulalongkorn University. Cathode-Ray Oscilloscope (CRO)

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

Sensor Development for the imote2 Smart Sensor Platform

Experiment # 4 Counters and Logic Analyzer

A New Hardware Implementation of Manchester Line Decoder

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532

EDDY CURRENT IMAGE PROCESSING FOR CRACK SIZE CHARACTERIZATION

Reduction of Device Damage During Dry Etching of Advanced MMIC Devices Using Optical Emission Spectroscopy

Comparative Analysis of Organic Thin Film Transistor Structures for Flexible E-Paper and AMOLED Displays

TYPICAL QUESTIONS & ANSWERS

Design of Organic TFT Pixel Electrode Circuit for Active-Matrix OLED Displays

16 Stage Bi-Directional LED Sequencer

Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns

Scan. This is a sample of the first 15 pages of the Scan chapter.

Full Disclosure Monitoring

CHAPTER 3 SEPARATION OF CONDUCTED EMI

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

THE NOISE PERFORMANCE OF EVALUATION BOARDS FOR A UNIVERSAL TRANSDUCER INTERFACE WITH USB CONNECTION

Challenges in the design of a RGB LED display for indoor applications

potentiostat/galvanostat

Transcription:

EEE TRANSACTONS ON NSTRUMENTATON AND MEASUREMENT, VOL. 39, NO. 4, AUGUST 1990 653 Array of Sensors with A/D Conversion Based on Flip-Flops WEJAN LAN AND SETSE E. WOUTERS Abstruct-A silicon array of light intensity sensors is described. Switched bias flip-flops are used to obtain a digital output. The symmetry of the flip-flops can be influenced to obtain a method of analogto-digital conversion. -. NTRODUCTON HS PAPER presents an array of silicon flip-flop sen- T sors, such that when the bias of a flip-flop circuit is turned on, their resulting state is very sensitive to the balance of the circuit. A flip-flop, as shown in Fig. l, has two stable states, one and zero. The flip-flop can be brought into an unstable state by switching the bias current off and, after a short time, switching the bias current back on. During the switch-on period, the flip-flop is in the unstable state. Once it is on, it will switch to either a one or a zero. The direction of switching can be influenced by external parameters. For instance, the transistors in the flip-flop can be designed to be sensitive to light. When only one of the two transistors is illuminated, an asymmetry will be created and the flip-flop will switch to a given stable state. The process in which a flip-flop is brought into an unstable state, with the subsequent switching to a stable state, is repeated periodically with a high frequency. The number of the resulting ones is counted and this is a digital measure of the external parameter [l]. The flipflop sensor has the following features: a) a digital output is realized; b) a high threshold-sensitivity, which is defined as the smallest quantity that can be detected, is obtained; c) the system has a simple structure, and d) the flip-flop sensor is suitable for the construction of large sensor arrays. By virtue of the small size of the flip-flop sensor, a large number of them can be integrated in an array. The device described further in this paper consists of optical sensors. Each sensor consists of two resistors and two silicon phototransistors, one of which is covered by aluminum in order to allow the light to generate an asymmetry in the flipflop. n an early experimental device [2], the sensors were designed to have a fixed threshold level determined by the ratio of the flip-flop load resistances. The new device presented here has an electrically controllable threshold. The Manuscript received August 1, 1989; revised February 22, 1990. The authors are with the Department of Electrical Engineering, Delft University of Technology, GA Delft, The Netherlands. EEE Log Number 9036020. Fig. 1. Circuit diagram of a flip-flop. r------1 counter pulse generator Fig. 2. A triangle wave voltage is added to the flip-flop. two sides of a flip-flop in the new device are biased by two separate voltages as shown in Fig. 2, making it possible to control the threshold level by a triangle-wave voltage in order to realize A/D conversion for a large input range. 11. CRCUTRY AND OPERATON OF THE ARRAY A. Flip-Flop Sensors Phototransistors, photodiodes, thermocouples, temperature sensitive transistors, Hall plates, nmos split-drain magnetic transistors and piezoresistors can all be implemented in a flip-flop sensor array. n order to integrate a large matrix of individual flip-flop sensors onto one wafer, it is important that each flip-flop efficiently utilizes only a small chip area. Therefore, the most suitable flip-flop sensors for array construction are those which use the components of the flip-flop-resistors and transistors-as the sensing elements. The flip-flops can be positioned in a matrix. Flip-flops of the same row would share the same bias current, as shown in Fig. 3. This structure would automatically ensure that the currents passing through each flip-flop would 0018-9456/90/0800-0653$01.OO 0 1990 EEE

654 EEE TRANSACTONS ON NSTRUMENTATON AND MEASUREMENT, VOL. 39. NO. 4, AUGUST 1990 1 out 1 out 2 Fig. 3. Circuit diagram demonstrating a row of flip-flops. The resistors on the left are connected to ground. The others are connected to the triangle wave voltage U,h. is the bias current, which can be switched on/oit. be the same because the voltages over each flip-flop would be the same. A significant difference between a flip-flop sensor and a flip-flop sensor array is that a flip-flop sensor has only one offset, which can be compensated by one dc voltage. However, in a flip-flop sensor array each flip-flop would have its own offset, which therefore would demand a large number of compensation voltages. The use of one slow (for instance 1 Hz) triangle wave voltage for the whole array can simulate all the necessary dc voltages. n effect, the triangle wave would scan a certain range within which all offset values would lie, and thus would provide each flip-flop with the opportunity to compensate its offset. The triangle wave must be slow in comparison with the rates at which the flip-flops are brought into an unstable state. Fig. 3 illustrates the implementation of the triangle wave voltage. All flip-flops have one of their load resistors connected to the ground and the other connected to the triangle wave voltage. The individual offset of each flip-flop must be measured and the results must be stored in the memory of a computer. The offset must then be subtracted by a computer in order to obtain a result. B. Selection and Bias Circuitry Current sources are used to provide the bias currents for the flip-flops. Current switches are used to perform the row and column selection. These circuits are very simple and will not be discussed here in detail. C. Flip-Flop Sensor Array The electrical schematic of the array is illustrated in Fig. 4, which shows a 2 X 2 array. ut,, is the triangle wave voltage to which the right sides of all flip-flops are connected; the left sides are connected to ground. Ustb controls the on/off switching of the flip-flops and supplies the standby currents. The triangle wave voltage ut, changes the threshold of the flip-flops slowly (low frequency) while U,,, switches the flip-flops on, thus bringing them into an unstable state and completing the sense action. Then the signals Usell and Use12 determine which row is read out. After read out, Us,, switches off the flip-flops for reset before switching them on again and during this time U,, has taken the next value. Fig. 4. Circuit diagram demonstrating 4 flip-flop sensors, two sense amplifiers and the necessary selection and bias circuitry. U,h is the triangle wave voltage. There are several ways to operate the array. After each switch-on pulse of Ustb, only one flip-flop sensor (for instance the upper left one in Fig. 4) was read out. Therefore, after one period of the triangle wave, only that one flip-flop measurement was completed. Then, in the second period of the triangle wave the next flip-flop measurement was carried out. The number of periods of the triangle wave necessary to complete measurements for the whole array was equal to the number of flip-flops in the array. However, the duration of the periods of the triangle wave can be shorter, because after each unstable state only one flip-flop needs to be read out. This can, to some extent, compensate the effect of the larger number of periods of the triangle wave on the total measurement time. The advantage of this method is the simplicity. Because only one flip-flop is active at one time, only one counter is needed to count the number of ones. Another mode of operation is to read out a number of flip-flops simultaneously after an unstable state. This can be done by using one counter for one column of the array. Therefore, in one period of the triangle wave, one row of the array was measured. Then, in the next period the next row was measured. Such a parallel operation greatly increases the speed of measurements. The disadvantage is that more than one counter is necessary. Finally, all flip-flops can be read out after each unstable state. n this way, only one period of the triangle wave is needed, thus giving this method the potential to be the fastest. However, the counting process will be rather complex and can only be performed through the control of microprocessors. These operating modes show the flexibility of the device. The mode of operation employed has no conse- -5v

LAN AND WOUTERS: ARRAY OF SENSORS ON FLP-FLOPS 655 quence on the design, as the mode most suitable depends on the specific application. 111. RESOLUTON OF THE A/D CONVERSON This section presents an analysis of the resolution of the measurement technique when used for low-signal level high-resolution measurements. The measurement process is illustrated in Fig. 5. When the magnitude of the triangle wave is lower than the signal s, the output of the flip-flop will be zero. When the magnitude of the triangle wave is higher than the signal s, the output will be one. The total number of ones counted during one period of the triangle wave is used as the output. f the offset is zero, the output is then N = (s + V+)N/(2 V ) where V+ is the amplitude of the triangle wave voltage, s is the equivalent signal voltage, and N is the number of unstable states during one period of the triangle wave. The offset effectively adds a constant number to N. Therefore, in practice, this constant number must be subtracted from N. The measurement error discussed here is caused by the random noise. n fact, the threshold level of the flip-flop is subjected to random noise. Fig. 5(c) and Fig. 5(d) illustrate this situation. When the magnitude of the triangle wave is lower than the signal, the output has to be a zero, but because of noise it can be a one. As a result, N is not constant but is subjected to random changes. The standard deviation of such random changes is defined here as the error of the measurement. The larger the number of unstable states taken within a certain measurement range, the smaller the error. This error depends on the noise voltage, the number of unstable states, and the amplitude of the triangle wave voltage. The relation between the error on the one side together with the noise voltage, the number of unstable states, and the amplitude of the triangle wave on the other side is derived in this section. n fact, only the upper limit of the error is presented. The exact value of the error can be calculated by only using complex numerical methods and is not discussed here. A detailed description of how the error occurs can be given using the illustration of Fig. 6. The x-axis represents the differential voltage consisting of ut, - s, where ut, is the triangle wave and s the signal. n the ideal case (zero noise) when ut, is lower than s ut, - s and is negative, the output is a zero as shown by 1 in Fig. 6. When ut, - s is positive, the output is a one. Because of noise, the output can be a one even though ut, - s is negative. The curve in Fig. 6 shows the probability of obtaining a one against ut, - s. For ut, - s 1 34, where U, is the noise voltage, the probability of obtaining an incorrect output is negligible. Thus only those unstable states located within the range 1 ut, - s( < 3u, are considered. The number of ones within this range, on the average, is equal to half the number of unstable states in that range due to the symmetry of Fig. 6. The error is thus the standard deviation of the number of ones. The closer to the origin of Fig.,--. /---\ \ / \ Fig. 5. (a) The two parameters s and U,,. which determine the final stable states of the flip-flop sensors. (b) When U,, is lower than s, the outputs are zeros ; when U,, is higher than s, the outputs are ones. At the point s = U,,, (transition point) marked by the c.. errors can occur. (c) The cause of the errors, namely the random n 1) Flip-flop sensor outmt with errors. probability for a one Fig. 6. Probability (y-axis in %) of obtaining a one, versus the differential signal (x-axis, normalized to the noise voltage) U,, - s. The array of t and 1 represents the series of ones and zeros in an imaginary error free situation. n reality the transition from one to zero changes gradually. The maximum error occurs at U,,, = s = 0. 6 the unstable state is located, the larger the probability is of obtaining an incorrect output. The maximum probability of obtaining an incorrect output appears at the origin and is equal to 50%. An upper limit of the error can thus be derived by assuming that all unstable states have the maximum probability of 50%. The problem is then simplified. For an amplitude of V for the triangle wave in Fig. 5 and for the number of unstable states in one period equal to N, the voltage change of the triangle wave between two unstable states is 2 Vf/(N/2). f Nu is the number of unstable states taken within the range of ut, - s 5 3u,, then Nu is equal to

656 EEE TRANSACTONS ON NSTRUMENTATON AND MEASUREMENT. VOL 39. NO 4. ALJGLST 1990 2 x 3u,/[2 V+/(N/2)]. f each unstable state has a 50% chance of obtaining a one, what is then the standard deviation in the counted number of ones? The answer to this question is given by N = d0.5 X 0.5 Nu = d0.5 x 0.5 x 2 x 3un/[2 V /(N/2)] = J0.5 x 0.5 N3u,/(2 V ) (1) where N is the standard deviation in the number of ones. n one period of the triangle wave, the situation in which U,, crosses s occurs twice and this causes the actual standard deviation is reduced by h. The total error N, is thus N, = J0.5 X 0.5 Nu/2 = J0.5 x 0.5 N3un/(4 V ) = 4N3un/( 16 V ). The voltage U, equivalent to this number is given by U, = N,2 V+/(N/2) = J ~u, V /N. (3) The above equations for Ne and U, present the relation between the error on the one side and the noise, triangle wave amplitude and number of unstable states on the other side. For example, when the noise is 20 pv, the amplitude is 20 mv and the desired error is 1 pv, how many unstable states should be taken? Using the relation for U,, the answer is found to be N = 12 x lo5. The above analysis is suitable for measurements in which the signal level is low and the desired accuracy is high. When the signal level is high and a lower accuracy is sufficient, the number of unstable states N can be smaller. f N is so low that the change in the triangle wave voltage between two unstable states is larger than the noise voltage, then the error is determined by the quantization error and is equal to Ne = 2 V+/N. V. EXPERMENTAL RESULTS Optical flip-flop sensor arrays based on phototransistors were fabricated in the bipolar process. The devices contain 64 flip-flop sensors organized in 8 X 8 arrays. Each flip-flop sensor consists of two resistors and two phototransistors, of which one is covered by aluminum. The design specifications utilized are given below. 1) A flip-flop sensor size of approximately 250 X 250 pm2 was used. This area is close to the minimum size, which is determined by the bipolar technology design rules. 2) The flip-flop effective sensing area is 3620 pm. The phototransistor, which is supposed to be covered by aluminum, is not completely covered. There is a small percentage of sensing area left open, due to the necessary spacing between two separate aluminum lines. The effective sensing area is then the difference of the sensing areas of the two phototransistors. 3) Each load resistance of the flip-flop sensors is Fig. 7. Microphotograph of a phototransistor flip-flop sensor 20 kfl. This value has influence on the speed and sensitivity of the flip-flop sensors. The resistors were made using a boron implantation, which provides accurately matched resistors and a high sheet resistance of 2 kq/ 0. 4) The total area of the chip containing flip-flops, sense amplifiers, selection and bias circuitry is 3 X 3 mm2. Extreme care was taken in the design of the layout to minimize the flip-flop area. The fabrication technology determines the area. Efficient design of the layout also has a large influence. The positions and orientation of the transistor collectors, bases and emitters and the resistors must be carefully considered. The undercrossings require ample space and thus require much attention. The diodes connected to the sense amplifiers were integrated in the same island as the transistors. A separate p-type diffusion area fabricated using the base diffusion was used as the p-region of the p-n diode. The n-region is then the island. Such a construction yields a very compact device. Fig. 7 shows a microphotograph of a phototransistor flip-flop sensor. The devices were tested using a microprocessor controlled system as shown in Fig. 8. The computer controlled the amplitude, the frequency and the starting-point of the triangle wave. The EEE nterface was used to match the signal levels of the array and the computer. The computer generated the selection signals and read out the results of the array. The counting was performed by the computer. To each flip-flop, a memory location in the computer was assigned at which the number of ones was stored. After an unstable state, the computer decided whether or not to increase the number of ones, depending on a one or a zero output. The offset was also stored in the computer and was subtracted from the measured number of ones. The flip-flop sensor sensitivity to light intensity is measured for a light wavelength of 638 nm. On the average, 0.26 mv output voltage is generat:d by a light intensity of 1 klx (lux = 6.21 x 10 W/cm-), for a sensor with a

LAN AND WOUTERS: ARRAY OF SENSORS ON FLP-FLOPS 657 EEE interface OV HP9000 computer -5V +O.W subst HP3325A sional Fig. 8. Diagram of the computer controlled measurement system. sensitive area of 3620 pm2. The speed of individual flipflop sensors reached 5 MHz. This speed is determined by the load resistance and the cutoff frequency of the phototransistors, which was 350 MHz. At this speed, SPCE simulation showed that, provided the measurement setup allowed such a frequency, the whole array can operate at a frequency of 625 khz. The offset, which is determined by the mismatches, is dependent on the fabrication process. Different batches have different offset values. When the fabrication process is successfully performed, the offset will range from 0.1 mv to several millivolts and it occasionally will exceed 10 mv. Although the offset is subtracted from the measurement results, a comparatively small offset is still very favorable in practice because comparatively small offsets require lower triangle wave amplitudes and yield a smaller change in the offset values when temperature changes. The noise of the flip-flop sensor is measured to be 50 pv. V. CONCLUSON A silicon light-intensity sensor array is made using switched bias flip-flops. The flip-flops contain bipolar transistors which are sensitive to illumination. A trianglewave voltage is used for analog to digital conversion. Experiments showed that the principle works. The quality of the device depends on the processing. Offset voltages of the flip-flops in the array ranged from 0.1 mv to several millivolts. REFERENCES [] W. Lian and S. Middelhoek, A new class of integrated sensors with digital output based upon the use of a flip-flop, EEE Electron Device Lett., vol. EDL-7, pp. 238-240, 1986. [2] W. Lian, P. J. French, and Y. 2. Xing, Pattern detectors based upon flip-flop sensor arrays, in 4th nt. Conf: on Solid-State Sensors and Actuators, Tokyo, Japan, pp. 143-146, June 2-5, 1987. 131 S. E. Wouters and W. Lian, A flip-flop sensor array with on-spot A/D conversion, in 14th European Solid-State Circuits Conf., pp. 335-338, Manchester, UK, Sept. 21-23, 1988.