Mission. Lab Project B

Similar documents
Catch or Die! Julia A. and Andrew C. ECE 150 Cooper Union Spring 2010

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

Digital Electronics Lab #4 February 12, 2008

Discussion of New Equipment

Digital Circuits I and II Nov. 17, 1999

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Exercise 2: D-Type Flip-Flop

Computer Systems Architecture

Timing Pulses. Important element of laboratory electronics. Pulses can control logical sequences with precise timing.

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Physics 323. Experiment # 10 - Digital Circuits

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Experiment # 4 Counters and Logic Analyzer

Experiment 7 Fall 2012

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

EET2411 DIGITAL ELECTRONICS

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

INTRODUCTION (EE2499_Introduction.doc revised 1/1/18)

Digital Electronics Final Project Ideas (2008)

MSCI 222C Class Readings Schedule. MSCI 222C - Electronics 11/27/18. Copyright 2018 C.P.Rubenstein Class Seating Chart Mondays

Logic Design. Flip Flops, Registers and Counters

MSCI 222C Fall 2018 Introduction to Electronics

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

Chapter 5 Flip-Flops and Related Devices

16 Stage Bi-Directional LED Sequencer

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

ME 515 Mechatronics. Introduction to Digital Electronics

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

Flip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse. C

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

Chapter 2. Digital Circuits

CSE 352 Laboratory Assignment 3

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

PESIT Bangalore South Campus

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Figure 7.8 Circuit Schematic with Switches, Logic Gate, and Flip-flop

Experiment 8 Introduction to Latches and Flip-Flops and registers

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Reaction Game Kit MitchElectronics 2019

Other Flip-Flops. Lecture 27 1

EECS 140 Laboratory Exercise 7 PLD Programming

Switching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)

Digital Fundamentals: A Systems Approach

Chapter 7 Counters and Registers

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

Asynchronous (Ripple) Counters

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

EET 1131 Lab #12 - Page 1 Revised 8/10/2018

successive approximation register (SAR) Q digital estimate

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Registers and Counters

CPS311 Lecture: Sequential Circuits

EE 367 Lab Part 1: Sequential Logic

Chapter 11 Latches and Flip-Flops

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

Light Emitting Diodes and Digital Circuits I

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

PHYS 3322 Modern Laboratory Methods I Digital Devices

Digital Circuits 4: Sequential Circuits

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

EET 1131 Lab #10 Latches and Flip-Flops

University of Illinois at Urbana-Champaign

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

Final Project [Tic-Tac-Toe]

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

PRE J. Figure 25.1a J-K flip-flop with Asynchronous Preset and Clear inputs

Digital 1 Final Project Sequential Digital System - Slot Machine

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

Counters

Experimental Study to Show the Effect of Bouncing On Digital Systems

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Chapter 3: Sequential Logic Systems

Unit 12 Design Solutions Solutions to Unit 12 Design and Simulation Problems

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

FLIP-FLOPS AND RELATED DEVICES

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

Physics 120 Lab 10 (2018): Flip-flops and Registers

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

Electrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98

INTRODUCTION TO SEQUENTIAL CIRCUITS

MSCI 222C Class Readings Schedule. MSCI 222C - Electronics 11/20/ Class Seating Chart Mondays Class Seating Chart Tuesdays

Sequential Design Basics

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

Spring 2011 Microprocessors B Course Project (30% of your course Grade)

CHAPTER 1 LATCHES & FLIP-FLOPS

Registers and Counters

Lab 7: Soldering - Traffic Light Controller ReadMeFirst

Transcription:

Mission You have been contracted to build a Launch Sequencer (LS) for the Space Shuttle. The purpose of the LS is to control the final sequence of events starting 15 seconds prior to launch. The LS must have the following (note the specific positions on the PAD trainer): 1) An ENABLED LED display (LED 0). This light is normally on; if any problem develops, this light turns off. 2) A time display, using two 7-segment displays. When the circuit is first powered on, the display must indicate 15 seconds. The time holds at 15s until a NASA engineer begins the countdown using the start switch (item 3). The display should use blanking as appropriate. 3) A start switch (left momentary switch) that begins the countdown process. Specifically, the time display will change to 14s during the 1.0s following the moment that the start switch is released. Subsequent toggling of this switch should not affect the circuit. 4) A manual ABORT (or active low ENABLE) switch (switch 0). Normally, this switch is low. If the switch is changed to ABORT (high) at any time before 3.0s, the countdown is aborted. Whenever the launch is ABORTED, the timer must stop, and the enable light must go off. Once the launch is aborted, it cannot be restarted, even if the switch is subsequently returned to ENABLE. The stopped timer must continue to display the time at which the launch was aborted. 5) When t = 14.0 seconds, retract the movable gantry (light LED 1 to indicate this event). 6) When t = 10.0 seconds, disconnect the Liquid Oxygen (LOX) and Liquid Hydrogen (LOH) fill lines (light LED 2 to indicate this event). 7) Switches 1, 2, and 3 will each represent the status of one of the three main engines. If the engine is fine, this switch will be low. If engine #1 (for example) has a malfunction, switch #1 will be set to high. These switches will be set prior to powering the circuit. 8) When t = 7.0 seconds, fire the 3 main shuttle engines (light LEDs 3, 4 and 5). Of course, the LED for any malfunctioning engine should not light. 9) When t = 3.0 seconds. If one or more of the 3 engines have not correctly fired, then AUTO-ABORT, and shut down all the engines. All engine lights should go off, even for functional engines, and the timer should stop and hold at 3 seconds. The ENABLE light should obviously also go off. 10) If all three engines are lit at t = 3.0 seconds, then lock out the abort switch for the remainder of the countdown. From this time forward, the ENABLE LED (item 1) should blink at a rate of 4 Hz. 11) When t = 2.0 seconds, ignite the solid rocket boosters (light LED 6). 12) When t = 0.0 seconds, launch the shuttle (light LED 7). The timer must stop and hold at 0 seconds. Note about times: time t = 7.0 s, for instance, is the moment when the timer display changes from 8 to 7. That is, the display shows the time to launch rounded up to the next integer. Page 1 of 4

Input Summary: Output Summary: Chip Summary: Left Momentary Switch: begin launch Switch #0: Manual Enable/Abort Switches #1 through #3: set an engine malfunction 2 digit 7-segment time display with blanking. LED 0: Enable light (sometimes blinking) LED 1: Gantry removal indicator. LED 2: Fuel lines removal indicator. LED 3, 4, and 5: Engine Ignition indicator. LED 6: Solid Rocket Booster Ignition indicator. LED 7: Launch Complete indicator. Any TTL chips that you want. A BASIC Stamp if you wish using up to eight (8) I/O pins. However, there is a bonus for working without the Stamp. Grading An optional checklist is provided below for your use. Your grade will be partially based on neatness. This includes using wires of the appropriate lengths and colors. Although you may assign colors of your choice to various other tasks or concepts, all Vcc wires must be red, and all ground wires must be black. You should design and build your circuit in an incremental/modular fashion. Don t try to get everything figured out all at once. If you don t get everything done, you can still get a B or a C on this project based on what you do get done. You may need more space than provided on the PAD trainer. If you use an extension board, be sure to remember to supply it with ground and Vcc. Extension cables are available. It is possible, although very difficult, to complete the entire project with no Stamp and no extension board. A substantial bonus will be given for achieving this. Discussion of New Methods D Flips Flops JK Flip Flops can be used in a variety of ways that depend on what has happened before. However, D Flip Flops are focused on the function of memory. For example, use D-FF to keep track of whether the timer has started yet, or whether the manual abort has ever been toggled. You ll probably need 5 to 8 D-FFs for this project. Consider the circuit to the right, designed as a one-time use memory of an event. Suppose that the D-FF has been initialized low, and that the event line will go high when that event occurs. The D-FF will go high when the event occurs, then the output will stay high, regardless of what happens later. The only way to reset the D-FF is to re-initialize it. A slight modification can check for a sequence of two events. By wiring two active-high event signals into the D and CLK inputs, the D-FF will only go high when event 1 occurs, followed by event 2. Care must Page 2 of 4 Event Event 1 Event 2 PRE D CLK CLR D PRE CLK CLR

be used, because memory of that sequence may not be held forever: if event 2 goes low and then high later, the output might change. However, if the inputs come from something like the first sequence, then this is not a concern. Analog Presets For this project, we want to build a circuit that has a timer start out at some preset value ( 15 ). You may have observed that when the power goes out, your VCR s and digital clocks almost always seem to boot up at 12:00. On the other hand, our 192 counters and our Flip-Flops seem to boot up with almost random values. How can we ensure that the 74192, or any of our other memory voltage devices (including JK Flip Flops and D Flip Flops) start What we want: out properly initialized, without requiring the user to push a button to get it going? The 74192 chip has a LOAD input; it is active low. What we want is to create an input to this Load that is Low for a very short time when the circuit is first powered up, but which is High forever after that. Short time During this short time period, we ll use the LOAD to input the starting value (15), and after that time period, we ll ignore the LOAD. We need a device with a behavior that is explicitly and controllably time-varying. Analog devices are our only real options; we will use a circuit combining a capacitor with a resistor. A capacitor is a little analog device having two wires coming out of it. Inside the capacitor are two small, metal plates; each of the plates is connected to one of the wires, but not to the other plate. The symbol for the capacitor is two parallel lines. Let s look at the following circuit. The top end of the resistor is connected to Vcc, which actually starts out at 0 volts when the box isn t yet powered, but quickly rises to when the circuit is turned on. While this circuit is unpowered, the voltage on the wire between the capacitor and the resistor is at zero volts; everything is at zero volts. Then, the power is turned on. The capacitor acts like a slowly charging battery. How fast it charges is a function both of the size of the resistor and of the capacitor. Basically, if you increase either R or C, then it takes longer for the capacitor to charge up. The capacitor is kind of like a bucket of voltage. The voltage difference between the two ends of the capacitor is directly related to how full the capacitor is. The capacitor starts out empty (the voltage on each side of the capacitor is zero volts), and then it fills up over some time period. The resistor keeps it from filling too quickly. Eventually, the capacitor becomes full (i.e., the difference in voltage between the two ends of the capacitor becomes 5 volts). Once it is full, the voltage stays there forever (unless you drain the capacitor by some other method, such as touching the top wire to ground). So, the timing diagram for the middle wire looks like the graph to the right. Unfortunately, this Voltage across capacitor The voltage here starts at 0v, then changes to Resistor Capacitor time time Page 3 of 4

is not a digital signal, so it s unclear how a chip will react if this is the input. Let s try to connect this little analog circuit to some digital items. The gates shown here are called Schmitt Trigger inverters (7414); they give an especially clean output even if the analog input is ugly. They 0v à are basically inverters that perform well even when they have messy inputs, like the one shown above. In particular, when the input voltage is between 1 and 3 volts, these chips don t get confused like most chips. Instead, they just hold on to whatever value they had before the input entered the forbidden range. The input to the first inverter starts out LOW, but over time, as the capacitor fills up, it changes to HIGH (as seen in the curved plot above). That means that the output of the first inverter starts out HIGH, and changes to LOW. But, what we wanted was a smooth signal that starts out LOW, and then changes to HIGH forever. So, we need a second inverter. The voltage output from each of the inverters looks as shown here. The purpose of the inverters was to make the output distinctly digital (high or low), instead of the slowly changing analog curve seen above. The time shown is approximately equal to R times C, where R is the resistance in Ohms, and C is the capacitance in Farads. Ohms times Farads equals seconds. You want to choose your values such that the product RC is more than 10 ms, but less than 200 ms (more or less). I have tried this in the lab with R = 10 kω, and C = 10 µf, resulting in RC = 0.1 seconds, and it works fine. This circuit is very convenient, because it essentially turns itself off within 0.1 s of startup. The output of this second inverter can be used to PRESET or LOAD your active-low flip-flops and 74192 s. The output of the first inverter could do the same thing for functions that are active high. ~RC ~RC Output of first inverter Output of second inverter Page 4 of 4

To Do List Startup LED 0 ( enable ) initializes on. LED s 1 through 7 initialize off. Numeric display initializes to 15. Numeric display holds at 15 until the leftmost momentary switch ( begin ) is activated. Numeric display counts down at ~ 1 Hz after begin. Subsequent toggling of the begin switch has no effect. Counting Down LED 1 lights when t = 14; LED 1 remains lit for t 14. LED 2 lights when t = 10; LED 2 remains lit for t 10. Numeric display has blanking of the MSD for t 9. If engines are functional (switches 2 through 4 are low), LED s 3 through 5 light when t = 7; they remains lit for t 7. If engines are not functional, then LED s 3 through 5 (as appropriate) do not light. When t = 3, and if one or more engines are malfunctioning, then the countdown stops. If countdown stops, then the display holds at t = 3. If countdown stops, then LED 0 turns off. If countdown stops, then LED s 3 through 5 are all turned off (if they were on). If countdown stops, then LED s 1, 2, 6, and 7 are not affected. If t 3, then LED 0 blinks at ~ 4 Hz. LED 6 lights when t = 2; LED 6 remains lit for t 2. LED 7 lights and remains lit when t = 0. When t = 0, the timer display holds at t = 0 (the LSD is not blanked). Manual Aborting Switch #0 ( abort ) causes the countdown display to hold, if 3 < t 15. If the countdown is aborted, LED 0 turns off. Setting abort has no effect on LEDs 1, 2, 6, or 7. If abort is set, LEDs 3, 4, and 5 are turned off. Unsetting abort has no effect. Switch #0 does nothing if t 3. Wiring Extra Credit Wires are neat. Wires are color coded by concept (power = red and ground = black at a minimum). (+5pts of 100) Display includes one decimal place (10 Hz); triggering events must still happen at correct times. (+10% of score) Stamp is not used. (+15% of score) Project is essentially complete, and neither Stamp nor an extension board are used.