CS 261 Fall Mike Lam, Professor. Sequential Circuits

Similar documents
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Read-only memory (ROM) Digital logic: ALUs Sequential logic circuits. Don't cares. Bus

Multiplexor (aka MUX) An example, yet VERY useful circuit!

6.3 Sequential Circuits (plus a few Combinational)

ECE 341. Lecture # 2

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

COMP2611: Computer Organization. Introduction to Digital Logic

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

CHAPTER 4: Logic Circuits

D Latch (Transparent Latch)

A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.

Logic Design. Flip Flops, Registers and Counters

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

SEQUENTIAL CIRCUITS THE RELAY CIRCUIT

Spring 2017 EE 3613: Computer Organization Chapter 5: The Processor: Datapath & Control - 1

CHAPTER 4: Logic Circuits

Last time, we saw how latches can be used as memory in a circuit

Rangkaian Sekuensial. Flip-flop

Physics 323. Experiment # 10 - Digital Circuits

Experiment 8 Introduction to Latches and Flip-Flops and registers

ELCT201: DIGITAL LOGIC DESIGN

Lecture 8: Sequential Logic

RS flip-flop using NOR gate

Latches, Flip-Flops, and Registers. Dr. Ouiem Bchir

Clocks. Sequential Logic. A clock is a free-running signal with a cycle time.

Sequential Design Basics

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Other Flip-Flops. Lecture 27 1

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

Introduction to Microprocessor & Digital Logic

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Asynchronous (Ripple) Counters

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

RS flip-flop using NOR gate

Engr354: Digital Logic Circuits

Chapter 1: Switching Algebra Chapter 2: Logical Levels, Timing & Delays. Introduction to latches Chapter 9: Binary Arithmetic

COMP sequential logic 1 Jan. 25, 2016

Combinational vs Sequential

Unit 11. Latches and Flip-Flops

Chapter. Synchronous Sequential Circuits

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Flip-Flops and Sequential Circuit Design

CHAPTER 1 LATCHES & FLIP-FLOPS

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

Registers and Counters

Introduction to Digital Logic Missouri S&T University CPE 2210 Flip-Flops

Sequential Logic Circuits

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Chapter. Sequential Circuits

Chapter 5 Sequential Circuits

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Course Administration

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

Logic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)

LAB #4 SEQUENTIAL LOGIC CIRCUIT

IT T35 Digital system desigm y - ii /s - iii

CSE140: Components and Design Techniques for Digital Systems. More D-Flip-Flops. Tajana Simunic Rosing. Sources: TSR, Katz, Boriello & Vahid

Where Are We Now? e.g., ADD $S0 $S1 $S2?? Computed by digital circuit. CSCI 402: Computer Architectures. Some basics of Logic Design (Appendix B)

UNIVERSITI TEKNOLOGI MALAYSIA

CprE 281: Digital Logic

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

CMSC 313 Preview Slides

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Chapter 5 Synchronous Sequential Logic

CprE 281: Digital Logic

ELE2120 Digital Circuits and Systems. Tutorial Note 7

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

ELCT201: DIGITAL LOGIC DESIGN

AIM: To study and verify the truth table of logic gates

EEE2135 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

MC9211 Computer Organization

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Vignana Bharathi Institute of Technology UNIT 4 DLD

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

Sequential Logic. Introduction to Computer Yung-Yu Chuang

MUX AND FLIPFLOPS/LATCHES

Introduction to Sequential Circuits

Digital Logic Design I

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Lecture 7: Sequential Networks

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

Microprocessor Design

LATCHES & FLIP-FLOP. Chapter 7

Chapter 5: Synchronous Sequential Logic

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

MODULE 3. Combinational & Sequential logic

Chapter 11 Latches and Flip-Flops

Combinational / Sequential Logic

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

WINTER 15 EXAMINATION Model Answer

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)

Transcription:

CS 261 Fall 2018 Mike Lam, Professor Sequential Circuits

Circuits Circuits are formed by linking gates (or other circuits) together Inputs and outputs Link output of one gate to input of another Some circuits have multiple inputs and/or outputs Combinational circuits: outputs are a boolean function of inputs Not time-dependent Used for computation Sequential circuits: output is dependent on previous outputs Time-dependent Used for memory

Circuit memory Question: How do we make a circuit remember something? Answer: Create a feedback loop! Creates a storage circuit, often called a latch Truth table must include previous state Alternatively, draw a timing diagram Shows how input/output signals change with respect to time Given input signals in diagram, we can determine output signals

SR AND-OR latch S R Q S = set R = reset a b c d Event a (S on) Event c (R on) Event b (S off) Event d (R off)

SR NOR latch Works similarly to AND-OR, but requires one fewer gate (and it is a universal gate!) Question: What happens if we turn both R and S on at the same time? Disallow S=1, R=1 because Q!Q

D latch S D Q a b c From Code book: S = Save that bit! As long as S is on, Q reflects the value of D. When S turns off, Q is "frozen" and retains its previous value. D can change while S is off with no change in Q

Signal changes The original D latch reflects D input on Q as long as set is on Edge-triggered latches change Q on rising edge of set signal Master-slave latches change Q on falling edge of set signal S S D Q D Q a b c Edge-triggered D latch a b c Master-slave D latch

Master-slave D latch Original D latch: Master-slave D latch:

Clocks Provide oscillating signal Often used as set signal for latches Keeps computation and memory in sync Clocked latches are called flip-flops The clock period is the inverse of the frequency (measured in hertz) The length of a clock period determines the minimum time an instruction takes to execute Clk Clock period = 1 / f

Flip-flop types SR: set-reset D: data bit + clock T: toggle JK: like SR + T (toggle when S=1, R=1) J is S, K is R Any of these can be used to build the others Also can be built from basic logic gates in multiple ways

Registers Registers: arrays of flip-flops with a single set/clock input Connected by buses (groups of wires) to other components Edge triggering allows computation to stabilize before results are saved Caveat: difference between hardware registers and program registers Former are physical, latter are logical (and stored in a register file)

Register files Register files: multiple registers w/ selector inputs Use multiplexors to differentiate Canvas PDF version CS:APP version

Memory Memory: multiple flip-flops w/ address input Random access memory (RAM) - can access any address at any time Use decoder (translates 3-bit number to 8 set signals) to write data Use selector (multiplexor) to read data Single RAM array Abstraction of multiple RAM arrays

Counters Uses rippled flip-flops w/ feedback to count Similar to adders

ALUs and memory Combine adders and multiplexors to make arithmetic/logic units Combine flip-flops to make register files and main memory Basic Arithmetic Logic Unit (ALU) 8-bit Register

CPUs Combine ALU with registers and memory to make CPUs (on Thursday!)