Palestine Technical College. Engineering Professions Department. EEE Digital Logic Fundamentals. Experiment 2.

Similar documents
Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

Step 1 - shaft decoder to generate clockwise/anticlockwise signals

Reaction Game Kit MitchElectronics 2019

ECE Lab 5. MSI Circuits - Four-Bit Adder/Subtractor with Decimal Output

LAB #6 State Machine, Decoder, Buffer/Driver and Seven Segment Display

THE UNIVERSITY OF TRINIDAD & TOBAGO

EECS 140 Laboratory Exercise 7 PLD Programming

Discussion of New Equipment

Operating Manual Ver.1.1

Digital Electronics Lab #4 February 12, 2008

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

Lab #6: Combinational Circuits Design

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

University of Pennsylvania Department of Electrical and Systems Engineering. Digital Design Laboratory. Lab8 Calculator

Agenda. EE 260: Introduction to Digital Design Counters and Registers. Asynchronous (Ripple) Counters. Asynchronous (Ripple) Counters

Chapter 4: Table of Contents. Decoders

Physics 323. Experiment # 10 - Digital Circuits

ELEC 204 Digital System Design LABORATORY MANUAL

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

Logic. Andrew Mark Allen March 4, 2012

Chapter 3: Sequential Logic Systems

PHYS 3322 Modern Laboratory Methods I Digital Devices

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Logic Symbols with Truth Tables

100 Points. (To be performed the week of March 18, 2013)

16 Stage Bi-Directional LED Sequencer

Chapter 9 MSI Logic Circuits

Chapter 2. Digital Circuits

How to Design a Sequential Counter

Computer Organization

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Registers & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

Engineering College. Electrical Engineering Department. Digital Electronics Lab

Contents Circuits... 1

Part IA Computer Science Tripos. Hardware Practical Classes

Department of Electrical Engineering University of Hail Ha il - Saudi Arabia

successive approximation register (SAR) Q digital estimate

Chapter 9 Counters. Clock Edge Output Q 2 Q 1 Q

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200

Part (A) Controlling 7-Segment Displays with Pushbuttons. Part (B) Controlling 7-Segment Displays with the PIC

Decade Counters Mod-5 counter: Decade Counter:

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

Part IA Computer Science Tripos. Hardware Practical Classes

ME 515 Mechatronics. Introduction to Digital Electronics

`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

Registers & Counters. BME208 Logic Circuits Yalçın İŞLER

Logic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1

Computer Systems Architecture

Encoders and Decoders: Details and Design Issues

Chapter 5 Sequential Systems. Introduction

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Chapter 6 Registers and Counters

Digital Design Lab EEN 315 Section H. Project #2 Add & Shift Multiplier. Group #6 Sam Drazin (Partner: Brian Grahn) Lucas Blanck, TA

ASSEMBLING. the. ECEbot. Printed Circuit Board: Part Three. Due Date. The Part Three assembly steps must be completed prior to:

DIGITAL ELECTRONICS LAB MANUAL FOR 2/4 B.Tech (ECE) COURSE CODE: EC-252

Digital Stopwatch Timer Circuit Using 555timer and CD4033

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

Lab #12: 4-Bit Arithmetic Logic Unit (ALU)

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

Registers and Counters

Flip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse. C

Minnesota State College Southeast

Chapter 9: Shift Registers

EXPERIMENT #6 DIGITAL BASICS

Registers and Counters

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

Electromania Problem statement discussion

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

2 The Essentials of Binary Arithmetic

University of Illinois at Urbana-Champaign

Lab #11: Register Files

Light Emitting Diodes and Digital Circuits I

Combinational Logic Design

Data Sheet. Electronic displays

Light Emitting Diodes and Digital Circuits I

Sequential Logic Counters and Registers

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Review of digital electronics. Storage units Sequential circuits Counters Shifters

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED Experiment 2 - Arithmetic Elements

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Catch or Die! Julia A. and Andrew C. ECE 150 Cooper Union Spring 2010

Introduction to Digital Electronics

Laboratory 4. Figure 1: Serdes Transceiver

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Experiment # 4 Counters and Logic Analyzer

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

Chapter 11 State Machine Design

ระบบคอมพ วเตอร และการเช อมโยง Computer Systems and Interfacing บทท 1 พ นฐานด จ ตอล

1. Convert the decimal number to binary, octal, and hexadecimal.

IT T35 Digital system desigm y - ii /s - iii

EKT 121/4 ELEKTRONIK DIGIT 1

Digital Electronic Circuits Design & Laboratory Guideline

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

Counters

Transcription:

Palestine Technical ollege Engineering Professions epartment EEE - Experiment ode onverters # Student No Name Surname Sign Fall 07-0

EEE Objectives: uild a Gray code to binary converter. Use design steps of combinational circuits in designing a Gray code to binary converter. Use a -to seven-segment decoder and seven-segment display to show the equivalent of number in decimal Equipment and materials: igital trainer Wires 70 resisters Seven-segment LE display () Integrated circuits (Is): 7 quadruple -input XOR gates 77 -to-seven segment decoder 7-XOR gate 77 -to-seven segment decoder 7 Segment LE isplay 7 Synchronous up/down -it inary ounter

EEE Gray to binary esign and construct a combinational circuit with -inputs and -outputs that converts a -bit gray code into the equivalent -bit binary number as given in table.. Simplify the table using K-map method and implement the circuit using XOR gates only. Table.. Gray to binary conversion. ecimal Gray inary w x y z 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

EEE -to-seven segment decoder 7- Segment LE display (common anode) is not an I, but light-emitting diodes (LEs). It contains 7 discrete LEs on a small printed circuit board. ll LE anodes are tied together (ommon node) and each LE cathode comes out to an individual package pin. The sevensegment display is used to display any one of the decimal digits 0 through. However, to-seven segment decoder accepts a decimal digit in and generates the corresponding seven-segment code. onstruct the -to-7 segment decoder circuit shown in the figure.. e sure to connect pin to + volts and pin to ground of the 77 I, pin of the 7- segment display to + volts through 0-ohm resistor, and the output of the 77 is applied to the inputs of the sevensegment display. pply the combination of -bit binary through switches SW-SW and monitor the decimal display output at the 7-segment display. SW SW SW SW 7 77 I/RO RI LT a' b' c' d' e' f' g' 0 0 0 ohm GN Figure.. -to-seven segment decoder. Table.. -to-seven segment decoder. ecimal Seven segment a b c d e f g 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Logic SWs EEE. What is your observation on the -bit inputs and 7-bits output patterns of table.?. Synchronous -bit binary counter onstruct the synchronous -bit binary counter circuit shown in the figure.. The connection of 77 I & 7-segment display is the same as in figure. except that pin & are connected to. Either you connect pin or to the LK switch (Hz pulse) & the other pin to of the 7 I. ouble check your connections before you perform the experiment. You will monitor the counter output on the 7-segment display, and you will step up/down the counter by feeding Hz pulse train into pin or of 7 I. SW SW SW SW ' 0 UP N Load LR 7 GN Q Q Q Q 7 I/RO RI LT 77 GN a' b' c' d' e' f' g' 0 0 ohm Figure. Synchronous -bit binary counter.. The counter is counting up when connecting pin to & pin to.. The counter is counting down when connecting pin to & pin to.. Set up the SWs to 00, and connecting pin to Hz pulse train & pin to. epress the ' pushbutton and hold it, note the number in the 7-segment display. Release the ' logic switch and record your observation on the result?.. epress & hold the logic switch while the counter is counting, what happens to the 7- segment display?. Release the logic switch, and record your observation on the result?